TECHNICAL REPORT

FPGA implementation of gain calculation using a polynomial expression for audio signal level dynamic compression

Shugang Wei* and Wenhai Xu†

*Department of Production Science and Technology, Gunma University,
1-5-1 Tenjin-cho, Kiryu, 376-8515 Japan*

(Received 17 January 2008, Accepted for publication 31 March 2008)

Abstract: In this paper, we propose an FPGA design of an audio signal level compressor on the basis of an approximation algorithm using a polynomial. To implement a compression characteristic in a digital audio system, the gain calculation with fractional numbers is performed using a polynomial expression to approximate the power operation; then the compressor can be designed with a number of additions, multiplications and a division. The arithmetic circuits were implemented in FPGA technology, and the 16-bit compressor used 541 logic elements and 352 flip-flops of the hardware resource of EP20K200EFC484-2X from Altera. The proposed compressor can be applied as a functional unit in an on-chip audio system. The performance of the proposed compressor is evaluated by analysis and simulation.

Keywords: Audio signal, Dynamic range control, Compression ratio, Gain, FPGA

PACS number: 43.60.-c [doi:10.1250/ast.29.372]

1. INTRODUCTION

Digital audio systems have advantages in audio signal transfer, recording and delay control over conventional analog systems. Various digital filters on digital signal processors (DSPs) for obtaining the frequency responses have been proposed [1]. It is desired that an audio system with a number of functional modules, such as analog-to-digital and digital-to-analog converters, CPU, DSPs, memory and dynamic range controllers, be implemented on a VLSI chip: it is called an audio system on a chip [2–4]. Recently, field programmable gate array (FPGA) chips are often used to implement a digital system for shortening the time from development to the market, because high-performance FPGAs have been equipped with DSPs, memory and logic elements [5].

Dynamic range control of audio signal levels is a general requirement to obtain sound effects [3]. Compressors and limiters are such dynamic range controllers and may also be used to prevent peaks exceeding the maximum usable value in an audio system. As shown in Fig. 1, a dynamic range controller performs peak detection, gain calculation, attack time and release time control in the functional block, and GAIN CONTROL, and then applies

the gain to control the signal level. In a conventional dynamic range controller with analog circuits, a voltage-controlled amplifier (VCA) is used [4,6,7] to control the signal level. In general, the VCA circuit has nonlinear input-output characteristics, which result in harmonic distortion in the output signal.

Digital dynamic range controllers may implement the same functional blocks as the analog circuits. Thus, the harmonic distortion caused by the VCA may be avoided by using multiplication. However, the main problem is to perform the calculation for power transformation, that is, how can x^y ($0 < x, y < 1$) be calculated efficiently with few operations and less hardware. In this paper, a polynomial expression is applied for power transformation, so that efficient hardware implementation in FPGA technology can be easily achieved by using a number of logic elements and flip-flops in an FPGA chip. To reduce the hardware resources, we propose an architecture with fewer multipliers, which are designed using a shift-accumulation algorithm. The simulation results of 16-bit, 24-bit and 32-bit compressors designed using FPGA implementation technology show that the proposed compression characteristics are very close to the ideal ones.

2. CHARACTERISTICS OF COMPRESSOR

The audio signal levels are usually expressed by multiples of the reference voltage and are represented in

*e-mail: wei@ja4.cs.gunma-u.ac.jp

†Dalian Maritime University, China

Fig. 1 Dynamic range controller.

Fig. 2 Compression characteristic.

decibels (dB). For a compressor, the input and output signal levels are denoted as V_i and V_o , respectively, and they have the following relationships:

$$V_i = 20 \log_{10}(A_i), \quad (1)$$

$$A_i = |v_i|, \quad (2)$$

$$V_o = 20 \log_{10}(A_o), \quad (3)$$

$$A_o = |v_o|, \quad (4)$$

where v_i and v_o are the input and output signals, as shown in Fig. 1, respectively. A_i and A_o have the values relative to the maximum magnitude of the input signal, which is the reference value in a digital audio system. Without loss of generality, we can assume $-\infty \leq V_i, V_o \leq 0$ (dB), then v_i and v_o are real numbers in $[-1, 1]$ and A_i, A_o are real numbers in $[0, 1]$.

The compression characteristics are defined in Fig. 2, which are measured with the RMS values of the signal magnitudes. When the audio level V_i of the input signal of a compressor is greater than a threshold level V_T , the signal level is compressed with a compression ratio p . That is, if $V_i > V_T$ then $\Delta V_i : \Delta V_o = p : 1$ ($p \geq 1$). When $p = \infty$, the compressor becomes a limiter. The relationship between the input and output levels is represented by the following equation:

$$V_o = \begin{cases} (1/p)(V_i - V_T) + V_T & (V_i > V_T) \\ V_i & (V_i \leq V_T) \end{cases}. \quad (5)$$

The attack time and release time control is a very important function in creating dynamic sound effects. In our approach, as shown in Fig. 1, an ATTACK/RELEASE functional block is designed not only to make the sound effects but also to smooth the gain obtained in the GAIN CALCULATION block. Let the input and output of the ATTACK/RELEASE block be G_i and G , respectively. G_i is the gain obtained from the GAIN CALCULATION block, where $0 < G_i \leq 1$. The attack time and release time are defined as follows.

Let $G = G_i = G_0$ initially. At time $t = 0$, G_i changes and has a new value ($G_i \neq G_0$), then G changes from G_0 to G_i as

$$G = G_i + (G_0 - G_i) \times \exp(-t/T). \quad (6)$$

When $G_i < G$, $T_a = T$ is defined as the attack time, while $T_r = T$ is the release time when $G_i > G$. In general, $T_r \gg T_a$. From Eq. (6), we have

$$\Delta G / \Delta G_i = 1 - \exp(-t/T), \quad (7)$$

where $\Delta G = G - G_0$ and $\Delta G_i = G_i - G_0$. Thus, the attack time and release time are the intervals, while the value that changed upon the output of ATTACK/RELEASE become 63.2% of that which changed upon the input of the ATTACK/RELEASE block [8].

3. FPGA DESIGN FOR GAIN COMPUTATION WITH POLYNOMIAL EXPRESSION

3.1. Compression Characteristics with Polynomial Expression

We begin the computation by considering the compression characteristics with compression ratio p ($p \geq 1$), as shown in Fig. 2. From Eqs. (1), (3) and (5), we have the following relationship between the input and output signals of the compressor with compression ratio p :

$$A_o = \begin{cases} v_t^{(p-1)/p} \cdot A_i^{1/p} & (A_i \geq v_t) \\ A_i & (A_i < v_t) \end{cases}, \quad (8)$$

where v_t is the signal threshold having a positive value with respect to the level threshold V_T satisfying $V_T = 20 \log_{10}(v_t)$. The representation of the gain, G , may be

$$G = \begin{cases} (v_t/A_i)^{(p-1)/p} & (A_i \geq v_t) \\ 1 & (A_i < v_t) \end{cases}, \quad (9)$$

$$A_o = G \cdot A_i. \quad (10)$$

Because of the same signs of v_i and v_o shown in Fig. 1, Eq. (11) is a general form of Eq. (10).

$$v_o = G \cdot v_i \quad (11)$$

It is difficult to obtain the gain directly using Eq. (9)

Fig. 3 Architecture of proposed compressor.

directly, because it involves power calculation with fractional numbers. To simplify the power calculation, a polynomial expression is derived to approximate the compression characteristics [8]. In the case of $A_i \geq v_t$, the gain may be represented by

$$G = 1 - (1/A_i) \cdot f, \quad (12)$$

where

$$f = A_i - v_t^{(p-1)/p} \cdot A_i^{1/p}. \quad (13)$$

Obviously, $0 \leq f < A_i$ and $0 < G \leq 1$.

Let $\alpha = A_i - v_t$, then Eq. (13) may be expressed by a polynomial of degree m of α to approximate the gain calculation, as follows:

$$f_m(\alpha) = b_0 + b_1\alpha + b_2\alpha^2 + \dots + b_m\alpha^m. \quad (14)$$

Since $f_m(0) = 0$, then $b_0 = 0$. Substituting the polynomial expression and a two-value variable $\delta \in \{0, 1\}$ into Eq. (9),

$$\delta = \begin{cases} 1 & (\alpha > 0) \\ 0 & (\alpha \leq 0) \end{cases}, \quad (15)$$

and letting

$$x = \delta \cdot \alpha, \quad (16)$$

the gain can be expressed as

$$\begin{aligned} G &= 1 - (\delta/A_i) \cdot f_m(\alpha) \\ &= 1 - f_m(x)/A_i. \end{aligned} \quad (17)$$

Thus the power calculation with fractional numbers for obtaining the compression characteristics is equivalent to the calculation of a division and the polynomial expression with parameters $(b_1, b_2, \dots, b_m)$, which is easily performed using arithmetic circuits such as an adder, multiplier and divider, as shown in Fig. 3. If the parameters are set to $b_1 = 1$ and $b_i = 0$ ($i = 2, \dots, m$), for $\alpha > 0$,

$$G = 1 - \alpha/A_i = v_t/A_i$$

and

$$A_o = G \cdot A_i = v_t.$$

Thus, a limiter characteristic, $p = \infty$, is obtained. Obviously, the larger the degree of the polynomial expression, m , the closer to the ideal the approximation characteristic is. The least-squares method may be used to calculate the parameters $(b_1, b_2, \dots, b_m)$ for given compression characteristics [8].

3.2. Architecture of Proposed Compressor

We suppose that the input and output audio signals of the proposed compressor are represented by a fixed-point binary number representation, which is well known as the two's complement representation, as

$$x = x_0.x_1x_2 \dots x_{n-1}, \quad (18)$$

where $x_i \in \{0, 1\}$ for $i = 0, 1, 2, \dots, n-1$, and x_0 expresses the sign of x . The value of x is obtained using

$$x = -x_0 + \sum_{i=1}^{n-1} x_i 2^{-i}. \quad (19)$$

Obviously, x has a value range of $[-1, 1)$. the number representation is also applied to the inner arithmetic circuits of the proposed compressor. A pipeline-type architecture of the compressor is shown in Fig. 3, in which REG-P and REG-V are two pipeline registers. The block CMP implements Eqs. (13) and (14), and the main arithmetic circuits are the multipliers for computing the polynomial expression and implementing the attack/release function and the divider.

We consider the polynomial expression of degree m given in Eq. (17), which can be calculated by performing $2m$ repetitions of multiplications and m repetitions of additions. We can use Horner's rule [9] to calculate the polynomial as follows:

$$\begin{aligned} f_m(x) &= b_1x + b_2x^2 + \dots + b_mx^m \\ &= ((\dots((b_mx + b_{m-1})x \dots + b_2)x + b_1)x. \end{aligned}$$

Fig. 4 Arithmetic circuit for computing polynomial expression.

(a) Original circuit

(b) Modified circuit

Fig. 5 Attack/release circuit.

Therefore, the above calculation can be implemented by repeating the following product-sum operation m times,

$$\begin{cases} f_i = f_{i-1} \cdot x + b_{m-i} \\ f_0 = b_m \end{cases}, \quad (20)$$

and the arithmetic circuit for the polynomial expression is designed as shown in Fig. 4.

Figure 5(a) shows an attack/release circuit performing two multiplications and one addition for the gain data from each signal sample. By comparing $G(t-1)$ with $G_i(t)$, the circuit SWITCH switches parameters (C_0, C_1) between (h_0, h_1) for the attack time control and (r_0, r_1) for the release time control, respectively.

$$(C_0, C_1) = \begin{cases} (h_0, h_1) & (G_i(t) > G(t-1)) \\ (r_0, r_1) & (G_i(t) \leq G(t-1)) \end{cases} \quad (21)$$

Here, t denotes sampling time. The parameters, (h_0, h_1) and (r_0, r_1) , are obtained using

Fig. 6 Gain smoothed by attack/release circuit.

$$h_1 = \exp(-1/(f_s \cdot T_a + 1)), \quad (22)$$

$$h_0 = 1 - h_1, \quad (23)$$

$$r_1 = \exp(-1/(f_s \cdot T_r + 1)), \quad (24)$$

$$r_0 = 1 - r_1, \quad (25)$$

where f_s is the sampling frequency of a digital audio system. In the circuit,

$$G(t) = C_1 \times G(t-1) + C_0 \times G_i(t), \quad (26)$$

is calculated using two multipliers, one adder and a register. To reduce the hardware resources, we perform the calculation in two steps.

[Attack/release time control]

step 1 $REG := C_1 \times G(t-1)$

step 2 $G(t) := C_0 \times G_i(t) + REG$

Thus, the attack/release function can be implemented by using one multiplier and some selectors, as shown in Fig. 5(b). The attack/release circuit is designed not only to create the sound effects but also to smooth the gain $G_i(t)$. Figure 6 illustrates the smoothed gain. The gain G_i is the absolute value of a sine wave and the smoothed output G by the attack/release circuit is obtained. When $T_r \gg T_a$, G may be straight in the case.

3.3. FPGA Design for Arithmetic Circuits

For the implementation of the proposed compressor, we use a field programmable gate array (FPGA) chip, EP20K200EFC484-2X from Altera, as the target device. In the FPGA chip, there are 8,320 logic elements (LEs) with the 0.22μ VLSI process. One LE can implement a four-input combinational logic and one register. Carry chains are equipped for fast carry propagations between LEs during additions. We use a hardware description language, VHDL [10], to describe the arithmetic circuits of the compressor. Then the circuits are synthesized using the FPGA library of Altera and mapped into the FPGA chip EP20K200EFC484-2X.

Table 1 Resources used in main circuits of the 16-bit compressor.

Elements	MPY	DIV	TOTAL
LEs	48	65	531
Registers	31	32	301

Table 2 Resources used in compressors.

Word length	16-bit	24-bit	32-bit
LEs	560	761	982
Pins	76	103	139
Registers	301	470	579
Clock Freq.(MHz)	100.17	80.36	56.08

Fig. 7 Compression characteristics obtained by VHDL simulation.

As mentioned above, the multiplication and division circuits are the most complicated parts in the proposed compressor. To realize a compact FPGA design, we implemented the multiplier and the divider using a shift-accumulation algorithm and restoring division algorithm, respectively. An n -bit multiplier is designed with an n -bit adder, and one $2n$ -bit and one n -bit register. The output is the MSB-side n bits of the multiplication result. The divider has a structure similar to that of the multiplier.

The resultant amounts of hardware resources used in the compressor and the clock frequencies for 16-bit, 24-bit and 32-bit compressors are summarized in Table 1 and Table 2.

4. EXPERIMENTS AND ERROR ANALYSIS

Figure 7 shows the compression characteristics using a polynomial of degree seven, in which the threshold level is set to -40 dB and the compression ratios are set to 1, 1.4, 2, 4, 6, and 10, respectively.

We calculate the mean error between the approximation characteristics and the ideal ones for the performance evaluation of the presented design method, using

$$\Delta_k = V_o(V_k) - V_{oM}(V_k), \quad (27)$$

Table 3 Mean error (dB).

$V_T = -40$ (dB), $p = 2$			
degree	16 bits	24 bits	32 bits
$m = 3$	0.710865	0.710425	0.710396
$m = 7$	0.330453	0.330448	0.330442

$$\sigma^2 = \frac{\Delta_1^2 + \Delta_2^2 + \cdots + \Delta_n^2}{n} = \frac{\sum \Delta_i^2}{n} \quad (28)$$

$$\sigma = \sqrt{\frac{\sum \Delta_i^2}{n}}, \quad (29)$$

where n is the number of input-output signal level samples, and $V_o(V_k)$ and $V_{oM}(V_k)$ are the output level values on the ideal characteristic and the approximated one, respectively.

Table 3 shows the mean error for the implementation with the polynomial expressions of degree three and degree seven, respectively. For $V_T = -40$ dB and $p = 2$, the mean errors for 16-bit, 24-bit and 32-bit compressions have almost the same values. However, when $V_T = -50$ dB, for example, longer word length results in better compression characteristics.

5. CONCLUSIONS

An FPGA implementation method of a dynamic range controller, that is, compressor, has been presented, using a polynomial expression. Thus, the power transformation for obtaining the compression characteristic is converted into the calculations of additions and multiplications, which can be easily implemented by arithmetic circuits.

To evaluate the performance of the proposed compressor, compressors with 16-bit, 24-bit and 32-bit word lengths, respectively, have been designed and simulated using a hardware description language, VHDL. The design and simulation results show that the ideal input-output characteristic can be achieved by using a polynomial of degree three or higher. The implemented compressor may be integrated into an audio system on an FPGA chip for practical use.

REFERENCES

- [1] L. B. Jackson, *Digital Filter and Signal Processing*, 1st ed. (Kluwer Academic Publishers, Boston, 1986).
- [2] J. Wilson, "SOCs drive new product development," *Computer*, **32**(6), pp. 61–66 (1999).
- [3] J. Borwick, "Studios and Studio equipment," *J. Audio Eng. Soc.*, **25**, 689–695 (1977).
- [4] A. Jerraya, H. Tenhunen and W. Wolf, "Multiprocessor systems-on-chips," *Computer*, **38**(7), pp. 36–40 (2005).
- [5] W. J. Kitzen, J. W. Kemna, W. F. Druyvesteyn, C. L. Knibbeler and A. T. van de Voort, "Noise-dependent sound reproduction in a car: Application of a digital audio signal processor," *J. Audio Eng. Soc.*, **36**, 18–26 (1988).
- [6] *PLD World 2005*, Altera (2005).
- [7] A. J. Oliveira, "A feedforward side-chain limiter/compressor/de-esser with improved flexibility," *J. Audio Eng. Soc.*, **37**, 226–240 (1989).
- [8] S. Wei and N. Seki, "Design of compressor/limiter on a digital signal processor," *J. Acoust. Soc. Jpn. (J)*, **50**, 263–270 (1994) (in Japanese).
- [9] J. Stoer and R. Bulirsch, *Introduction to Numerical Analysis*, 3rd ed. (Springer, New York, 2002).
- [10] K. Skahill, *VHDL for Programmable Logic* (Addison-Wesley, Menlo Park, Calif., 1996).

Shugang Wei was born in Harbin, China on September 19, 1957. He received the B.E. degree in Radio Engineering from Harbin Institute of Technology, Harbin, China, the M.E. degree in Computer Science from Gunma University, Kiryu, Japan and the Dr.Eng. degree in Electronic Engineering from Tohoku University, Sendai, Japan, in 1982, 1987, and 1990, respectively. He was an Assistant Professor with the Department of Radio Engineering, Harbin Institute of Technology from 1982 to 1984. He worked for Matsushita Communication Industrial Co., Ltd., Yokohama, Japan from 1990 to 1993. He joined Gunma University in 1993. At present he is a Professor in the Department of Production Science and Technology, Faculty of Engineering, Gunma University. His research interests include logic design, digital audio signal processing, high-speed arithmetic circuits and VLSI systems. Dr. Wei is a member of the Acoustical Society of Japan and the Institute of Electronics, Information and Communication Engineers of Japan and IEEE.

Wenhai Xu was born in Changchun, China on April 12, 1956. He received B.E. and M.E. in Department of Precision Instruments of Harbin Institute of Technology, Harbin, China in 1982, and 1984 respectively, and received Dr.Eng. on Precision Measurement in Tokyo Institute of Technology, Tokyo, Japan, in 1993. He worked as assistant professor in Harbin Institute of Technology from 1984 and was authorized as professor in 2002. He worked in Canotec, Tokyo, Japan from 1993 to 2003. From 2004, professor Xu works in Dailian Maritime University, Dailian, China. As a member of Opto-Electronic Technology Professional Committee, COS, his research interests include logic design, photoelectric detecting technology and underwater target detection technology.