All switched-capacitor realized piezoresistive pressure sensor interface chip for automotive TPMS

Jianguang Chen a), Zhu Zhu, Sibo Huang, and Yuhua Cheng

Shanghai Research Institute of Microelectronics, Peking University,
No.608, Road Shengxia, Pudong, Shanghai, China
a) chenjianguang@shrime-pku.org.cn

Abstract: An all switched-capacitor structure realized piezoresistive pressure sensor interface chip for automotive tire pressure monitoring system is presented. The propose integrated circuit consists of high resolution incremental ADC, low noise switched-capacitor amplifier, high accuracy bangdap reference and low-power relaxation oscillator and other related blocks. Proposed structure was implemented in standard 0.35 μm CMOS process with an area of 6.1 mm². The experimental results show that the signal conditioning method provides high accuracy of 1% of the full scale output with a battery voltage from 3.6 V to 2.1 V over the full military temperature range. The charge consumption results into 25 mAh in 10 years, including sleep mode and junction leakage current.

Keywords: pressure sensor, switched-capacitor, CDS, low power, TPMS

Classification: Integrated circuits

References

1 Introduction

Nowadays, the increasing accident rate related to incorrect air pressure in vehicle has attracted public more awareness and a draft bill requiring the fitting of a tire pressure monitoring system (TPMS) in all vehicles from 2006 in USA [1]. Compared with indirect methods of measuring tire pressure, the direct way mounted inside the tire can provide a more accurate and trustworthy results. In order to achieve the required performance of operation life, at least 10 years, many low power techniques have been proposed to eliminate the power consumption, such as power manager unit, Timing optimization. For realization of ultra-low power and high accuracy sensor interface, all switched-capacitor (SC) topology is proposed, not only the incremental Analog-Digital-Convert (ADC), but also low power amplifier (LNA) and high accurate band-gap voltage reference. Moreover, due to correlated double sampling (CDS) techniques adopted in band-gap voltage reference and LNA, op-amp do not require a high output driver and lead to area and power consumption reducing and simplifying op-amp frequency compensation. Finally, experiment results are provided to verify the effectiveness of the topology.

2 The proposed all switched-capacitor topology

Fig. 1 illustrates the proposed all switched-capacitor piezoresistive pressure sensor signal interface structure. It consists of a low-power differential switched-capacitor amplifier, a high accuracy band-gap voltage reference, a high accurate incremental ADC with embedded digital filter, relaxation Oscillator and digital control unit.

Piezoresistive pressure sensor connected as a Wheatstone bridge is fabricated by Micro-Electro-Mechanical technology. In order to eliminate power consumption of pressure sensor, the bridge is switched on only during the pressure measure cycle. The sensor interface features high gain accuracy LNA to boost the pressure sensor signal prior to digitization by means of a 13 bits ADC for 1% accuracy of full scale output (FSO) of pressure sensor [2]. The ADC employs two-state single-order incremental $\Sigma \Delta$ADC structure and works at one-shot mode [5]. After power-up, the modulator and the decimation filter are reset to a well-define stage. Then, the modulator produces 13 bits binary output. Finally, the incremental $\Sigma \Delta$ADC is powered down again to save power. Since the output of piezoresistive pressure sensor is seriously dependent on absolute temperature, a temperature sensor is also realized in system with an inaccuracy of $\pm 1^\circ$C over $-55^\circ$C to $125^\circ$C range. The temperature sensor and pressure sensor share the same LNA for small
signal boost for saving area and power, but the reference voltage of incremental $\Sigma \Delta$ADC is different for their distinct ratio metric character. The temperature sensor uses a band-gap voltage and the pressure sensor adopts the Wheatstone bridge excitation voltage directly. Multiplexers are designed to select the input of LNA and reference voltage of incremental $\Sigma \Delta$ADC. A 9 bits battery voltage sensor with an accuracy $\pm 100 \text{mV}$ is also included to remind user about the low battery voltage risk.

### 2.1 SC CDS Band-gap voltage reference

Compared with conventional SC bandgap voltage reference [4], the proposed circuit adopts CDS technique to reduce op-amp offset voltage and finite gain effects. As shown in Fig. 2 (a), the improved structure consists of a temperature-dependent core, a SC CDS amplifier and some process calibration blocks [3]. The proportional to absolute temperature (PTAT) voltage is directly connected to the differential input of the SC CDS amplifier and the port $V_{BE}$ is linked to one plate of $C_3$, as illustrate in Fig. 2 (b). The classical feedback reset switch is replaced by the elementary sample-and-hold branched consisting of capacitor $C_3$ and their associated switches. During the sample phase (F1), capacitor $C_1$ sample the difference emitter-base voltage of the two BJTs while $C_3$ acts as feedback capacitor, which causes the op-amp output to change only by the op-amp input offset voltage. This is a much smaller value than the structure [4]. Since the output dynamic range is reduced, the requirement of slew-rate of op-amp is greatly relaxed and attractive to low power design. The SC amplifier’s gain factor sets to be $K$, compensating the temperature coefficient of base-emitter voltage of the BJT $Q_3$ to obtain a temperature-independent voltage. The $V_{REF}$ voltage can be written as equation (1):

\[
V_{REF} = K \times \Delta V_{BE} + V_{BE}' = K \times \Delta V_{BE} + V_{BE} + 1 \mu A \times R_{ARRAY} \quad (1)
\]

Since the slope of the base-emitter voltage depends on process parameters, the absolute value of the collector current and stress effect introduced by packaging, the calibration after packaging is demanded to meet high accuracy requirement. In our design, two level trimming is applied. The 5 bits fine trimming resistance array is used to obtain a trimming resolution of 31 nA and the total range of 2 $\mu A$-7 $\mu A$ is sufficient to compensate for the practical process spread and variation of absolute value of biased current.
Fig. 2. (a) Proposed SC BGR, (b) SC amplifier for SC BGR, (c) Proposed incremental ΣΔADC topology, (d) Integration cycle and offset cancellation

2.2 Incremental ΣΔADC topology

The incremental ΣΔADC includes a ΣΔ modulator and a digital filter, as shown in Fig. 2 (c). The modulator adopts two-stage single-order structure with a clock frequency of 20 kHz. Compared with single stage and simple counter structure demanding $2^{13}$ periods, only 64 periods are required to achieve a resolution of 13 bits with a conversion time of 12.8 ms. A fully differential switched-capacitor implementation is used to suppress common disturb and improve SNR. In order to avoid saturation of first stage, the gain factor of the first stage is set to 1/4. Meanwhile, the reference voltage of the second stage is also required to have the same gain factor. To guarantee negligible errors due to finite op-amp gain, a gain-boost folded cascade implementation with a DC gain of 95 dB is used. The digital filter filters out the high frequency noise and generates the 13 bits binary output from the bit-stream of two modulators. For the reason that the input offset voltage of op-amp in the modulator directly added to the ADC input and drifts along with temperature and technology process, we have to design a special timing to eliminate its effects. As shown in Fig. 2 (d), the entire integration cycle is divided into three parts: first, the modulator works normally in the first part for 64 periods; After the integration of the first part, the V2 can be shown as equation (2):

$$V_2 = (i + 1) \cdot i \cdot V_{in} - \sum_{j=1}^{i} a_j (i + 1 - j) \cdot V_{ref}$$

$$- \sum_{j=2}^{i+1} b_j \cdot V_{ref} + i \cdot (i + 1) \cdot V_{e1} + 2 \cdot i \cdot V_{e2}$$
Where $V_{e1}$ and $V_{e2}$ are corresponding op-amp offset voltage in the first and second stage modulators, and $i$ is 64 here. Compared with traditional chopping technique [6], the proposed technique requires not only reverse of the polarity of input and output ports of both two op-amps, but also some charge transfer. The charge stored in integration capacitor of the second stage reverse and the integration capacitor of first stage is reset to zero; at the third part, the modulator operates under the same timing as the first part. The op-amp offset voltages are integrated in the same way as first integration part, but the residual offset introduced in the first part has been inversed in the second part, so at the end of third part, the effect of offset voltage has been eliminated and the effective integration voltage has been doubled. The Voltage $V_2$ at the end of third part is:

$$V_2 = 2 \left\{ (i+1) \ast i \ast \text{Vin} - \sum_{j=1}^{i} a_j(i+1-j) \ast \text{Vref} - \sum_{j=2}^{i+1} b_j \ast \text{Vref} \right\}$$  \hspace{1cm} (3)

The error caused by offset voltage is eliminated and the effectiveness of method is dependent on the correlation of offset voltage during the entire integration cycle and charge-injection mismatch obviously. The residual offset voltage is below 30 $\mu$V, meeting the system inaccuracy requirement.

2.3 Switched capacitor low noise amplifier

A fully differential switched capacitor structure is realized in LNA with 13 bits linearity [2]. Since the sensitivity of piezoresistive pressure sensor is unique between different sensors, the LNA should have function of programmable gain. By switching the number of sampling capacitor unit, the ratio of sampling and charging capacitor is programmed and realizes a gain of 16, 20 and 24. And the error caused by op-amp finite gain is proportional to $A^{-2}$ rather than $A^{-1}$, allowing using low-gain single-stage op-amp without causing large gain error [2], bringing low power benefit and simple frequency compensation. In order to satisfy the noise floor requirement limited to 1/2 LSB with 13 bit resolution, the sampling capacitor is choose to $16 \ast 1.4$ pF at the worse condition.

3 Experiment results

The sensor interface circuit was fabricated in a standard 0.35 $\mu$m CMOS process. A chip microphotograph is shown in Fig. 3(a). The chip area is 6.1 mm$^2$.
and temperature compensation was implemented off-chip with FPGA for testing flexibility. Fig. 3 (b) shows measured current consumptions for the different measurement mode (@ Vdd = 3 V). Since Pressure and temperature measurement share the same structure and same ADC inaccuracy, they both last 12.8 ms for a complete conversion cycle with a current of about 175 µA. For battery voltage sensor, only 3.2 ms is needed for its low accuracy requirement. The combined three measurement mode consumes total 5.04 µA-sec. Assume that the cars is running at about a quarter of their time and the TPMS measurement the data once every 5 seconds averagely, the overall charge consumption of the pure measurement is about 22.1 mAh in 10 years. Considering the measured 28 nA for low power relaxation oscillator and junction leakage current, this topology leaves a total of 90% of charge available for RF-transmission, piezoresistive sensor an battery self-discharge with a battery capacity of 250 mAh.

Table I compares the achieved performance with previous works [9]. Since most work in this field is done in industry, the performances of related specifications of two commercial TPMS sensor have also been included in the table [7, 8]. From the table, it can be seen that the topology we realized has lower power consumption and higher temperature and pressure accuracy with a larger pressure range.

<table>
<thead>
<tr>
<th>Reference</th>
<th>SP30 [7]</th>
<th>MPXY8300 [8]</th>
<th>This work</th>
</tr>
</thead>
<tbody>
<tr>
<td>Pressure range</td>
<td>100 – 500 kPa</td>
<td>100 – 800 kPa</td>
<td>100 – 1000 kPa</td>
</tr>
<tr>
<td>Temperature range</td>
<td>-40°C – 125°C</td>
<td>-40°C – 125°C</td>
<td>-55°C – 125°C</td>
</tr>
<tr>
<td>Power Supply</td>
<td>2.1 – 3.6</td>
<td>2.1 – 3.6</td>
<td>2.3 – 3.6</td>
</tr>
<tr>
<td>Sensor Type</td>
<td>Capacitive Sensor</td>
<td>Capacitive Sensor</td>
<td>Capacitive Sensor</td>
</tr>
<tr>
<td>Structure Comparison</td>
<td>without LNA SAR, ADC (10 bits)</td>
<td>SC1 LNA SAR ADC (10bits)</td>
<td>SC bandgap SC LNA + SC IDC (13bit)</td>
</tr>
<tr>
<td>Temperature Accuracy</td>
<td>-3°C – 7°C</td>
<td>1°C (sensitivity)</td>
<td>±1°C</td>
</tr>
<tr>
<td>Pressure Accuracy</td>
<td>±5 kPa</td>
<td>±35 kPa</td>
<td>±(5-10) kPa</td>
</tr>
<tr>
<td>Voltage Accuracy</td>
<td>100mV</td>
<td>100mV</td>
<td>100mV</td>
</tr>
<tr>
<td>Pressure Consumption</td>
<td>12 µA-sec</td>
<td>6.28 µA-sec</td>
<td>2.2 µA-sec</td>
</tr>
<tr>
<td>Temperature Consumption</td>
<td>2.5 µA-sec</td>
<td>1.17 µA-sec</td>
<td>2.2 µA-sec</td>
</tr>
</tbody>
</table>

4 Conclusions

A CMOS piezoresistive sensor with all switched-capacitor structure realized has been present. The proposed topology produces an accuracy of 1% FSO over the military temperature range. CDS technique, offset-cancellation technique, high accuracy gain control and low power optimization were adopted effectively with the benefit of switched-capacitor structure. Experimental results show that the chip is capable of operating with a battery capacity of 250 mAh for 10 years, only consuming less 10% charge available.

Acknowledgments

This research was supported by National Science and Technology Major Projects of China (2012ZX02503-005) and Research Program of Science and Technology Commission of Shanghai (11511500903).