IEICE Electronics Express
Online ISSN : 1349-2543
LETTER
A scalable, fixed-shuffling, parallel FFT butterfly processing architecture for SDR environment
Ting ChenHengzhu LiuBotao Zhang
Author information
JOURNALS FREE ACCESS

2014 Volume 11 Issue 2 Pages 20130905

Details
Abstract

This paper presents a programmable and high-efficient application specific instruction-set processor (ASIP) for fast Fourier transformation (FFT) processing based on software defined radio (SDR) methodology. It adopts single instruction multiple data (SIMD) architecture to exploit the parallelism of butterfly operations in FFT algorithm. The proposed ASIP features eight parallel radix-2 butterfly computations with fixed vector data shuffling pattern. In addition, a flexible vector address generation unit is proposed to support inner- and inter-group addressing mode. Experiment results show that the proposed FFT ASIP is much more flexible than previous works and outperforms state-of-the-art FFT ASIP architectures in term of energy-efficiency.

Information related to the author
© 2014 by The Institute of Electronics, Information and Communication Engineers
Previous article Next article
feedback
Top