IEICE Electronics Express
Online ISSN : 1349-2543
LETTER
Impact of the double-patterning technique on the LER-induced threshold voltage variation in symmetric tunnel field-effect transistor
Seulki ParkJu Han LeeChanghwan Shin
Author information
JOURNALS FREE ACCESS

2015 Volume 12 Issue 12 Pages 20150349

Details
Abstract

A symmetric tunnel field-effect transistor (S-TFET) was recently proposed as an alternative device to address power density issues, featuring steep switching characteristic and bi-directional current flow with its symmetric structure. Because 193-nm immersion lithography is paired up with double or multiple patterning techniques for further enhancement of patterning resolution, the effect of double-patterning and double-etching (2P2E)-induced gate line-edge roughness (LER) [versus single-patterning and single-etching (1P1E)] on the S-TFET is investigated with various device design parameters. Finally, an investigation is conducted on the physical reasons which give rise to the difference in the LER parameters for 2P2E and 1P1E technique.

Information related to the author
© 2015 by The Institute of Electronics, Information and Communication Engineers
Previous article Next article
feedback
Top