IEICE Electronics Express
Online ISSN : 1349-2543
ISSN-L : 1349-2543
A channel multiplexing digital calibration technique for timing mismatch of time-interleaved ADCs
Yong-Sheng YinLiu LiuHong-Mei ChenHong-Hui DengXu MengJing-Sheng WuZhong-Feng Wang
Author information
JOURNAL FREE ACCESS

2019 Volume 16 Issue 19 Pages 20190540

Details
Abstract

This paper presents an all-digital calibration technique for time-interleaved ADC (TIADC) timing mismatch. The calibration architecture is based on a channel multiplexing architecture. For a M-channel TIADC, only one centralized calibration module is needed. Timing mismatches between channels are estimated by correlating the adjacent channel’s outputs and a compensation algorithm based on the one-order five-point differentiator is employed to suppress the mismatches. Compared with conventional parallel calibration architecture, the proposed calibration architecture works well in higher Nyquist bands (NB) with high-scalability. The hardware consumption does not increase linearly with the number of sub-ADCs.

Content from these authors
© 2019 by The Institute of Electronics, Information and Communication Engineers
Previous article Next article
feedback
Top