LETTER

A 12-bit 100-MS/s 83 dB SFDR SAR ADC with sampling switch linearity enhanced technique

Xu Dai-guo^{1,2a)}, Pu-Jie², Xu Shi-liu², Zhang Zheng-ping², Zhang Jun-an³, and Wang Jian-an²

Abstract A 12-bit 100-MS/s 83 dB SFDR SAR ADC with sampling switch linearity enhanced technique is proposed. With the variation of input signals, the parasitic capacitance variation of sampling switch is reduced and the total parasitic capacitance is also depressed. Moreover, with substrate boost technique, the on-impedance of sampling switch would decrease. To demonstrate the proposed technique, a design of 12-bit 100-MS/s SAR ADC is fabricated in 40-nm CMOS technology, consuming 2 mW from 1 V power supply with a SNDR >65 dB and SFDR >83 dB. The proposed ADC core occupies an active area of 0.02 mm², and the corresponding FoM is 13.8 fJ/conversion-step with Nyquist frequency.

Keywords: analog-to-digital converter (ADC), linearity enhanced sampling switch, successive-approximation-register (SAR) ADC

Classification: Integrated circuits

1. Introduction

In recent years, with the improvement of CMOS technology, successive approximation register (SAR) analog-to-digital converters ADCs have been able to achieve sampling rates of several hundreds of MS/s with high power efficiency and small area [1, 2, 3, 4, 5, 6, 7, 8, 9, 10]. Meanwhile, 8 to 12-bit SAR ADCs could reach sampling rates of hundreds or thousands MS/s and provide compact area and outstanding power efficiency [11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22]. Based on high performance SAR ADC, time-interleaved SAR ADCs (TI SAR ADC) are superior in aspects of highly scalable and power efficiency to advanced CMOS technology. Several calibration techniques are provided in [23, 24, 25, 26, 27, 28] to correct the non-ideal errors produced by channel mismatches in time-interleaved SAR ADC. For every type of SAR ADCs, linearity of sampling switch is the bottleneck for system linearity, the parasitic diodes of source/drain to substrate exist in the sampling switch. The equivalent capacitance of the parasitic diodes will change with input signal, it indicates the voltage coefficient of sampling net of SAR ADC is not a constant and linearity of the sampling

switch is restricted. Especially, in high speed implementations, large size of sampling switch is required to obtain small on-impedance. In order to achieve a high Spurious-Free-Dynamic-Range (SFDR), high linearity sampling switch is demanded in the design of high-speed SAR ADCs. A buffered bootstrapping technique is provided in [29] to reduce signal-dependent charge injection in the design of sampling switch. A high linearity technique is introduced in [30] to reduce the parasitic capacitance of sampling switch. But three auxiliary switches are needed and more parasitic capacitances are imported. A linearity-improved sampling switch with parasitic capacitance compensation technique is exhibited in [31] without the triple-well process, the change of parasitic capacitance is reduced, but the total parasitic capacitance will increase after compensation and the sampling speed is restrained. This Letter proposes a substrate floating technique for high linearity sampling switch of SAR ADC, the change of parasitic capacitance and total parasitic capacitance of sampling switch are both reduced. Further, lower on-impedance of sampling switch is introduced with substrate boost technique. Lastly, only one auxiliary switch is used to simplify the structure and unnecessary parasitic capacitance is depressed.

2. Design implementation

2.1 System architecture

The 12-bit SAR architecture and time sequence are presented in Fig. 1. With 12b resolution or less for SAR ADCs, the mismatch of capacitor could be satisfied with capacitance of several femto Faradays by using MOM capacitor. In order to achieve high linearity, the V_{p-p} of input signal is set to 0.8 V. For 1.5 fF unit capacitor, the kT/C noise is about 0.04 mV_{rms}, the equivalent input-referred noise of the dynamic comparator should smaller than 0.24 mV_{rms}. Because of serial conversion pattern, the sampling time of high speed SAR ADC is reduced (~500 ps in this design) compared with pipeline and flash ADCs, the size of sampling switch is increased to reduce the on-resistance. However, the linearity of SAR ADC is influenced by large sampling switch, which has parasitic diodes from source/drain to substrate.

2.2 Circuits implementation

Fig. 2(a) exhibits the schematic of a conventional NMOS sampling switch. Fig. 2(b) illustrates the cross-section of a conventional NMOS sampling switch in triple-well proc-

¹School of Microelectronics and Solid-State Electronics, University of Electronic Science and Technology of China, Chengdu 611731, P.R China

²Science and Technology on Analog Integrated Circuit Laboratory, Chongqing 400060, P.R China

³School of Artificial Intelligence, Chongqing University of Technology, Chongqing 401135, P.R China

a) 2006masterxu@163.com

Fig. 1. The 12b SAR ADC architecture and time sequence.

Fig. 2. Conventional NMOS sampling switch. (a) Schematic and (b) Cross-section view.

ess, P-SUB is the substrate of wafer, DNW is deep-nwell, PW is isolated substrate of NMOS sampling switch, NW is nwell, P+ and N+ are the P and N injection regions, respectively. As shown in Fig. 2(b), both of D1 and D2 work in reverse bias region when the sampling switch is on. That means the reverse bias diodes D1 and D2 could be deemed as two variable barrier capacitors C_1 and C_2 . The simplified expression of C_1 and C_2 with abrupt junction approximation is

$$C_{1,2} = A \left(\frac{\epsilon_s q N_A}{2V_{in}} \right)^{1/2} \quad (1)$$

Where A is the area of PN^+ junction, q is the unit charge quantity, ϵ_s is the dielectric constant of material, N_A is doping concentration of N^+ region and V_{in} is the input signal, V_{in} is also the reverse bias of D1 and D2. It can be concluded from equation (1) that the value of $C_{1,2}$ changes with the change of V_{in} , the SFDR of SAR ADC will deteriorate with the parasitic capacitance variation of sampling switch.

Fig. 3(a) illustrates the schematic of proposed sampling switch, auxiliary switch K connects the PW of sampling switch M and GND. To obtain smaller on-resistance of sampling switch, the substrate voltage of sampling is boosted in sample phase. When sampling switch is off, K is turned on and the substrate of sampling switch (PW) is pulled to 0. When the sampling switch is on, K is turned off, the PW is floating and coupled by C_c . Because the value of

Fig. 3. The proposed sampling switch. (a) Schematic. (b) Cross-section view.

C_c is very small (~ 5 fF), we do not use capacitor model in the PDK (MOM capacitor). In this design, C_c is designed by the parasitic capacitance of metal3-metal5, thus, the value of C_c is adjusted flexible to match with the real condition, such as the real parasitic capacitance and the substrate voltage of sampling switch. Therefore, the threshold voltage of sampling switch is increase and the on-resistance is reduced. In order to reduce the leakage of PW, the boosting of PW is moderate ($0.3\text{ V} \sim 0.4\text{ V}$), C_c and the parasitic capacitance of K are much smaller than the parasitic capacitance of sampling switch M. Fig. 3(b) illustrates the cross-section of proposed sampling switch. We take the parasitic capacitance change of C_1 (PN^+ diode) and C_3 (PN diode) as an example, the relationship of C_2 and C_4 is similar to C_1 and C_3 . Firstly, the variable parasitic capacitance C_1 and C_3 are in series, if we ignore C_c , the total parasitic capacitance of sampling switch is $C_1 \parallel C_3$, the parasitic capacitance is reduced by the series connection. Secondly, the PW voltage V_P will change with input signal V_{in} , because of the partial voltage effect of C_1 and C_3 , the change of V_P is decided by V_{in} and the values of C_1 and C_3 .

With small-signal equivalent, from kirchhoff's current law at point P, we could get

$$(\Delta V_{in} - \Delta V_P) \cdot C_1 \cdot s = \Delta V_P \cdot C_3 \cdot s \quad (2)$$

We set C_3 equals to $3C_1$, $\Delta V_P = 0.25\Delta V_{in}$ can be obtained: From equation (1), based on the mode in MATLAB, the maximal variation of C_1 and C_3 are -34% and 10% as V_{in} changes from 0.1 V to 1.1 V . Because C_1 and C_3 are in series, the total parasitic capacitance is obviously depressed. In addition, the unbalance change of C_1 and C_3 is evidently reduced. Moreover, the bias variation of C_1 and C_3 are in contrary, thereby, the parasitic capacitance variation of sampling switch is extraordinary small. Because of the series relationship of C_1 and C_3 , the variation of parasitic capacitance is halved compared to [29]. The change of parasitic capacitance in the proposed structure is a half

compared with [29]. In structure [30], three auxiliary switches are used and unnecessary parasitic capacitance of sampling switch will increase obviously. The total parasitic capacitance is also depressed compared with [31], in which, the parasitic capacitance and compensation capacitance are in parallel. Consequently, the equivalent parasitic capacitance of the proposed switch is reduced obviously. Further, with substrate boost technique, the voltage of PW could be boosted by C_c in sampling phase. That means the threshold voltage of sampling switch is reduced and the on-impedance of sampling switch will decrease. A small C_c is used to bias the PW instead of additional switches in [30] and [31], low on-impedance is achieved with small parasitic capacitance in the proposed structure.

2.3 Performance of comparisons

Fig. 4. The relationship between parasitic capacitance and V_{in} .

To demonstrate the proposed linearity-enhanced switch technique, we design the four sampling switches with the same size in 40 nm CMOS technology. The parasitic capacitance of sampling switches in 40-nm CMOS process are imported to MATLAB. Simulation results of the relationship between total source/drain to substrate parasitic capacitance (CB) of sampling switch and V_{in} in [29, 30, 31] and the proposed technique are exhibited in Fig. 4. As input signal changes from 0.1 V to 1.1 V, the change of parasitic capacitance in [29] and [31] are higher 33%, and 11%, respectively. The change of parasitic capacitance is small in [30], however, with three auxiliary switches, the total parasitic capacitance is increased. Because of the substrate floating technique, the change of parasitic capacitance in the proposed sampling switch is only 3.7%. In addition, the total average parasitic capacitance of [31] is higher than 48 fF, the total average parasitic capacitance of [29] and [30] are about 30 fF, and 25 fF, respectively. Considering the parasitic capacitance of switch K and C_c , the total parasitic capacitance of the proposed sampling switch is smaller than 12 fF, which is only 40% and 46% compared with [29] and [30], the value is 25% compared with [31]. That means the proposed sampling switch could provide higher linearity compared with previous structures. The threshold voltage variation of sampling switch is smaller than 10 mV, which is small for 12-b ADC.

The four sampling switches are simulated with 12-bit 100 MS/s ADC systems in 40-nm CMOS technology, with sampling time of 500 ps and sampling capacitance of 3 pF,

Fig. 5. SFDR of sampling switches versus input frequency.

Fig. 6. SFDR comparison versus input V_{p-p} .

the SFDR of sampling switches comparison versus input frequency is exhibited in Fig. 5. The SFDR average improvement of proposed structure is about 8 dB compared with [29], the corresponding values are 5.2 dB and 7.3 dB compared with [30] and [31]. In the condition of PVT variation, as the input frequency changes from DC to 50 MHz, the least SFDR improvement of proposed structure is about 5 dB compared with [29, 30, 31]. As the peak to peak voltage (V_{p-p}) changes from 0.6 V to 1.2 V, the SFDR comparison versus input V_{p-p} is shown in Fig. 6. Because of tiny variation of the parasitic capacitance and small total parasitic capacitance, the deterioration of SFDR is only 6 dB. However, the deterioration of [29] is 13 dB, the corresponding values are 9.5 dB and 8.7 dB in [30] and [31], respectively. Especially, as the increasing of V_{p-p} , the advantage of proposed linearity technique becomes more evident compared with previous techniques. As the input V_{p-p} increases to 1.2 V, the least SFDR improvement of proposed structure is higher than 5 dB compared with [29, 30, 31].

3. Measurement results and discussions

The proposed SAR ADC is designed in 1P10M 40-nm CMOS technology. The die micrograph of proposed SAR ADC is shown in Fig. 7. The core area is $0.14 \mu\text{m} \times 0.14 \mu\text{m}$. The measurements of differential nonlinearity (DNL) and integral nonlinearity (INL) of the proposed ADC are shown in Fig. 8. The peak DNL are $-0.85/+0.46$ LSB and $-1.2/+1.3$ LSB. The measurement results with 10 MHz input without and with proposed linearity enhanced technique are shown in Fig. 9(a) and

Fig. 7. The die micrograph of proposed SAR ADC.

Fig. 8. Measured DNL and INL.

Fig. 9. Measurement output spectrums with 10 MHz input without proposed linearity enhanced technique (a) and with the proposed linearity enhanced technique (b) with sampling rate 100 MHz.

Fig. 9(b), respectively. In the design of sampling switch, without the proposed compensation capacitor C_3 , C_4 and the boosting capacitor C_c in Fig. 3, the SFDR is only

Fig. 10. Measurement output spectrum with 49 MHz input with proposed linearity enhanced technique.

Table I. The performance comparisons

Reference	[6]	[9]	[10]	This work
Technology (nm)	40	40	40	40
Resolution	12	12	12	12
Supply (V)	0.9	1.1	0.9	1
Sampling rate (MS/s)	100	160	150	100
SNDR (dB)	67.3	65.3	56.2	65
SFDR (dB)	81.8	86.9	63.5	83
Power (mW)	2.6	4.96	1.5	2
FoM (fJ/conv)	14.6	20.6	18.9	13.8
Area (mm ²)	0.014	0.042	0.04	0.02

78 dB, which is limited by the total value and voltage coefficient of parasitic capacitance. With the proposed linearity enhanced technique, the SFDR is improved from 78 dB to 85 dB. The total power consumption is about 2 mW at 1 V power supply with operating frequency is 100 MHz. The measurement results with 49 MHz input with proposed linearity enhanced technique are shown in Fig. 10, the SFDR and SNDR are 83 dB and 65 dB, respectively.

The performance comparison with other related 12b 100 MS/s to 160 MS/s SAR ADCs is listed in Table I. With the sampling switch linearity enhanced technique, the proposed 12-bit SAR ADC achieves SFDR of 83 dB and a figure-of-merit of 13.8 fJ/conversion step with Nyquist frequency.

4. Conclusions

A linearity enhanced sampling switch technique for SAR ADC is proposed. Firstly, a substrate floating technique is provided, with the change of input signal V_{in} , the change and the total value of parasitic capacitance are both depressed obviously. Secondly, a substrate boost technique of sampling switch is exhibited to decrease the on-impedance of sampling switch with minimum additional parasitic capacitance. Lastly, a 12-bit 100 MS/s SAR ADC is designed in 40-nm CMOS technology to demonstrate the proposed technique. The proposed SAR ADC gives a

>65 dB SNDR and achieves SFDR >83 dB with Nyquist rate. The proposed sampling switch provides better linearity compared with previous sampling structures.

Acknowledgments

This work is supported by Research Foundation of Chongqing Science and Technology Bureau (cstc2018jszxcyztzx0204 and cstc2018jszxcyztzx0206).

References

- [1] C.-C. Liu, *et al.*: “A 10b 100MS/s 1.13mW SAR ADC with binary-scaled error compensation,” ISSCC Dig. Tech. Papers (2010) 386 (DOI: [10.1109/ISSCC.2010.5433970](https://doi.org/10.1109/ISSCC.2010.5433970)).
- [2] J. Craninckx and G. van der Plas: “A 65 fJ/conversion-step 0-to-50 MS/s 0-to-0.7mW 9b charge-sharing SAR ADC in 90 nm digital CMOS,” ISSCC Dig. Tech. Papers (2007) 246 (DOI: [10.1109/ISSCC.2007.373386](https://doi.org/10.1109/ISSCC.2007.373386)).
- [3] V. Giannini, *et al.*: “An 820 μ W 9b 40 MS/s noise-tolerant dynamic-SAR ADC in 90 nm digital CMOS,” ISSCC Dig. Tech. Papers (2008) 238 (DOI: [10.1109/ISSCC.2008.4523145](https://doi.org/10.1109/ISSCC.2008.4523145)).
- [4] H. Nakane, *et al.*: “A fully integrated SAR ADC using digital correction technique for triple-mode mobile transceiver,” ASSCC (2013) 73 (DOI: [10.1109/ASSCC.2013.6690985](https://doi.org/10.1109/ASSCC.2013.6690985)).
- [5] J. Fang, *et al.*: “A 5-GS/s 10-b 76-mW time-interleaved SAR ADC in 28 nm CMOS,” IEEE Trans. Circuits Syst. I, Reg. Papers **64** (2017) 1673 (DOI: [10.1109/TCSI.2017.2661481](https://doi.org/10.1109/TCSI.2017.2661481)).
- [6] J. Luo, *et al.*: “A 0.9-V 12-bit 100-MS/s 14.6-fJ/Conversion-Step SAR ADC in 40-nm CMOS,” IEEE Trans. Very Large Scale Integr. (VLSI) Syst. **26** (2018) 1980 (DOI: [10.1109/TVLSI.2018.2846746](https://doi.org/10.1109/TVLSI.2018.2846746)).
- [7] Z. Cao, *et al.*: “A 32mW 1.25 GS/s 6b 2b/step SAR ADC in 0.13 μ m CMOS,” ISSCC Dig. Tech. Papers (2008) 542 (DOI: [10.1109/ISSCC.2008.4523297](https://doi.org/10.1109/ISSCC.2008.4523297)).
- [8] C. C. Liu, *et al.*: “A 10-bit 50-MS/s SAR ADC with a monotonic capacitor switching procedure,” IEEE J. Solid-State Circuits **45** (2010) 731 (DOI: [10.1109/JSSC.2010.2042254](https://doi.org/10.1109/JSSC.2010.2042254)).
- [9] Y. Zhou, *et al.*: “A 12 bit 160 MS/s two-step SAR ADC with background bit-weight calibration using a time-domain proximity detector,” IEEE J. Solid-State Circuits **50** (2015) 920 (DOI: [10.1109/JSSC.2014.2384025](https://doi.org/10.1109/JSSC.2014.2384025)).
- [10] K.-H. Chang and C.-C. Hsieh: “A 12 bit 150 MS/s 1.5 mW SAR ADC with adaptive radix DAC in 40 nm CMOS,” ASSCC (2016) 157 (DOI: [10.1109/ASSCC.2016.7844159](https://doi.org/10.1109/ASSCC.2016.7844159)).
- [11] J.-H. Tsai, *et al.*: “A 0.003 mm² 10b 240 MS/s 0.7 mW SAR ADC in 28 nm CMOS with digital error correction and correlated-reversed switching,” IEEE J. Solid-State Circuits **50** (2015) 1382 (DOI: [10.1109/JSSC.2015.2413850](https://doi.org/10.1109/JSSC.2015.2413850)).
- [12] W.-H. Tseng, *et al.*: “A 12-bit 104 MS/s SAR ADC in 28 nm CMOS for digitally-assisted wireless transmitters,” IEEE J. Solid-State Circuits **51** (2016) 2222 (DOI: [10.1109/JSSC.2016.2582861](https://doi.org/10.1109/JSSC.2016.2582861)).
- [13] T.-H. Tsai, *et al.*: “An 8b 700 MS/s 1b/cycle SAR ADC using a delay-shift technique,” IEEE Trans. Circuits Syst. I, Reg. Papers **63** (2016) 683 (DOI: [10.1109/TCSI.2016.2529278](https://doi.org/10.1109/TCSI.2016.2529278)).
- [14] V. Tripathi and B. Murmann: “An 8-bit 450-MS/s single-bit/cycle SAR ADC in 65-nm CMOS,” ESSCIRC (2013) 117 (DOI: [10.1109/ESSCIRC.2013.6649086](https://doi.org/10.1109/ESSCIRC.2013.6649086)).
- [15] H. Huang, *et al.*: “A 1.2-GS/s 8-bit two-step SAR ADC in 65-nm CMOS with passive residue transfer,” IEEE J. Solid-State Circuits **52** (2017) 1551 (DOI: [10.1109/JSSC.2017.2682839](https://doi.org/10.1109/JSSC.2017.2682839)).
- [16] S. Liu, *et al.*: “A 12-bit 10 MS/s SAR ADC with high linearity and energy-efficient switching,” IEEE Trans. Circuits Syst. I, Reg. Papers **63** (2016) 1616 (DOI: [10.1109/TCSI.2016.2581177](https://doi.org/10.1109/TCSI.2016.2581177)).
- [17] X. Y. Wang, *et al.*: “Design considerations of ultra low-voltage self-calibrated SAR ADC,” IEEE Trans. Circuits Syst. II, Exp. Briefs **62** (2015) 337 (DOI: [10.1109/TCSII.2014.2387654](https://doi.org/10.1109/TCSII.2014.2387654)).
- [18] J. F. Gao, *et al.*: “A monotonic SAR ADC with system-level error correction,” Analog Integr. Circuits Signal Process. **84** (2015) 1 (DOI: [10.1007/s10470-015-0543-x](https://doi.org/10.1007/s10470-015-0543-x)).
- [19] C.-C. Liu, *et al.*: “A 12 bit 100 MS/s SAR-assisted digital-slope ADC,” IEEE J. Solid-State Circuits **51** (2016) 2941 (DOI: [10.1109/JSSC.2016.2591822](https://doi.org/10.1109/JSSC.2016.2591822)).
- [20] D. Zhang, *et al.*: “A 53-nW 9.1-ENOB 1-kS/s SAR ADC in 0.13 μ m CMOS for medical implant devices,” IEEE J. Solid-State Circuits **47** (2012) 1585 (DOI: [10.1109/JSSC.2012.2191209](https://doi.org/10.1109/JSSC.2012.2191209)).
- [21] G.-Y. Huang, *et al.*: “10-bit 30-MS/s SAR ADC using a switchback switching method,” IEEE Trans. Very Large Scale Integr. (VLSI) Syst. **21** (2013) 584 (DOI: [10.1109/TVLSI.2012.2190117](https://doi.org/10.1109/TVLSI.2012.2190117)).
- [22] W. Kim, *et al.*: “A 0.6 V 12b 10 MS/s low-noise asynchronous SAR-assisted time-interleaved SAR (SATI-SAR) ADC,” IEEE J. Solid-State Circuits **51** (2016) 1826 (DOI: [10.1109/JSSC.2016.2563780](https://doi.org/10.1109/JSSC.2016.2563780)).
- [23] L. Kull, *et al.*: “A 90 GS/s 8b 667 mW 64 $\times$ interleaved SAR ADC in 32 nm digital SOI CMOS,” ISSCC Dig. Tech. Papers (2014) 378 (DOI: [10.1109/ISSCC.2014.6757477](https://doi.org/10.1109/ISSCC.2014.6757477)).
- [24] B.-R.-S. Sung, *et al.*: “A 21 fJ/conv-step 9 ENOB 1.6 GS/S 2 $\times$ time-interleaved FATI SAR ADC with background offset and timing skew calibration in 45 nm CMOS,” ISSCC Dig. Tech. Papers (2015) 464 (DOI: [10.1109/ISSCC.2015.7063127](https://doi.org/10.1109/ISSCC.2015.7063127)).
- [25] M. Brandolini, *et al.*: “A 5 GS/S 150 mW 10b SHA-less pipelined/SAR hybrid ADC in 28 nm CMOS,” ISSCC Dig. Tech. Papers (2015) 468 (DOI: [10.1109/ISSCC.2015.7063129](https://doi.org/10.1109/ISSCC.2015.7063129)).
- [26] J.-W. Nam, *et al.*: “A 12-bit 1.6, 3.2, and 6.4 GS/s 4-b/cycle time-interleaved SAR ADC with dual reference shifting and interpolation,” IEEE J. Solid-State Circuits **53** (2018) 1765 (DOI: [10.1109/JSSC.2018.2808244](https://doi.org/10.1109/JSSC.2018.2808244)).
- [27] X. Dai-guo, *et al.*: “A 10-bit 1.2 GS/s 45 mW time-interleaved SAR ADC with background calibration,” IEICE Electron. Express **15** (2018) 20171235 (DOI: [10.1587/ele.15.20171235](https://doi.org/10.1587/ele.15.20171235)).
- [28] S. Lee, *et al.*: “A 1 GS/s 10b 18.9 mW time-interleaved SAR ADC with background timing skew calibration,” IEEE J. Solid-State Circuits **49** (2014) 2846 (DOI: [10.1109/JSSC.2014.2362851](https://doi.org/10.1109/JSSC.2014.2362851)).
- [29] W. Yang, *et al.*: “A 3-V 340-mW 14-b 75-Msample/s CMOS ADC with 85-dB SFDR at Nyquist input,” IEEE J. Solid-State Circuits **36** (2001) 1931 (DOI: [10.1109/4.972143](https://doi.org/10.1109/4.972143)).
- [30] J. Brunsilius, *et al.*: “A 16b 80 MS/s 100 mW 77.6 dB SNR CMOS pipeline ADC,” ISSCC Dig. Tech. Papers (2011) 186 (DOI: [10.1109/ISSCC.2011.5746275](https://doi.org/10.1109/ISSCC.2011.5746275)).
- [31] D. Xu, *et al.*: “A linearity-improved 8-bit 320 MS/s SAR ADC with meta-stability immunity technique,” IEEE Trans. Very Large Scale Integr. (VLSI) Syst. **26** (2018) 1545 (DOI: [10.1109/TVLSI.2018.2822678](https://doi.org/10.1109/TVLSI.2018.2822678)).