IEICE Electronics Express
Online ISSN : 1349-2543
ISSN-L : 1349-2543
LETTER
A simple yet precise capacitance estimation method for on-chip power delivery network towards EMC analysis
Toshiki KanamotoKoki KasaiKan HatakeyamaAtsushi KurokawaTomoyuki NagaseMasashi Imai
著者情報
ジャーナル フリー

2020 年 17 巻 14 号 p. 20200198

詳細
抄録

In this letter, we propose a method to precisely extract on-chip capacitance in a transistor level with the minimal signoff data. As electromagnetic compatibility (EMC) concern in this work, a precise estimation of on-chip capacitance is important for designing a power delivery network (PDN) of LSI-package-board systems. However, the conventional methods require additional libraries other than the signoff data to extract the capacitance in a chip level. The proposed method improves accuracy of the extracted capacitance by simulating the device intrinsic capacitance simultaneously in the transistor level and enabling us to utilize commonly used design resources and flow as well. The experimental results show that the capacitance of a fabricated chip in 130 nm technology estimated by the proposed method is within 8% error compared to the measurement of the capacitance. The whole extraction process can be done within a short period of time.

著者関連情報
© 2020 by The Institute of Electronics, Information and Communication Engineers
前の記事 次の記事
feedback
Top