IEICE Electronics Express
Online ISSN : 1349-2543
ISSN-L : 1349-2543
A fast programmable frequency divider with a wide dividing-ratio range and 50% duty-cycle
Mo ZhangSyed Kamrul IslamM. Rafiqul Haider
Author information

2007 Volume 4 Issue 21 Pages 672-678


A novel programmable frequency divider in 0.18-µm standard CMOS process is presented in this paper. With less cascode CMOS-stages, the proposed design achieves a higher operating frequency compared to that of the similar programmable frequency dividers reported in the literature. Test results demonstrate that the divider can operate up to 4.5GHz. Elimination of passive resistors in the proposed scheme provides an area efficient design approach. Design improvements to achieve 50% duty cycle are also presented. Due to the lower operating frequency of the 50% duty cycle correction unit, it only adds a very small amount of power consumption penalty (∼ 10%) to the entire system.

Content from these authors
© 2007 by The Institute of Electronics, Information and Communication Engineers
Previous article Next article