IEICE Electronics Express
Online ISSN : 1349-2543
ISSN-L : 1349-2543
LETTER
A high resolution highly linear low spur fractional time-to-digital converter (FTDC) for ADPLL
Mohsen TamaddonAbdolreza Nabavi
Author information
JOURNAL FREE ACCESS

2011 Volume 8 Issue 6 Pages 311-317

Details
Abstract

A high resolution highly linear low spur fractional time-to-digital converter (FTDC) for All Digital PLL (ADPLL) is presented. This FTDC employs a linear high gain time amplifier (TAMP) and a spur reduction digital filter to eliminate the spurs at the output. Unlike conventional TDCs, no delay line is utilized in the new FTDC, and hence no mismatch error cancelation technique is required. The FTDC structure is verified in theory and via simulation using an 180nm CMOS technology. The results illustrate a time resolution of 5psec, differential nonlinearity (DNL) free dynamic range of about 350psec, and the total power consumption, apart from the clock generator, of nearly 3mW.

Information related to the author
© 2011 by The Institute of Electronics, Information and Communication Engineers
Next article
feedback
Top