IEICE Electronics Express
Online ISSN : 1349-2543
TimFastPlace: Critical-path based timing driven FastPlace
Jiliang ZhangYongqiang LuQiang ZhouQiang WuYaping LinKang Zhao
Author information

2012 Volume 9 Issue 16 Pages 1310-1315


In this paper, we propose a critical-path based timing driven FastPlace, named TimFastPlace, which uses an iterative critical path-based weighting model to optimize the critical path delay at the equation solving stage. Experimental results on several industry cases and ISCAS89 cases show that we are able to obtain up to 30.83% Worst Negative Slack (WNS), an average of 23.42% WNS and 18.87% Total Negative Slack (TNS) improvement in circuit delays at an average of 2.54% wire length increase. Besides, runtime is kept at the same level as FastPlace.

Information related to the author
© 2012 by The Institute of Electronics, Information and Communication Engineers
Previous article Next article