IEICE Electronics Express
Online ISSN : 1349-2543
Energy and area-efficient tri-level switching procedure based on half of the reference voltage for SAR ADC
Mohsen ShahmohammadiShahin J. AshtianiMahmoud Kamarei
Author information

Volume 9 (2012) Issue 17 Pages 1397-1401

Download PDF (617K) Contact us

An energy-efficient tri-level switching scheme based on half of the reference voltage (Vref) is proposed for the successive approximation register (SAR) analogue-to-digital converter (ADC). With respect to the set-and-down switching scheme, the common-mode voltage variation at the input of the comparator reduces. By using Vref/2, the switching energy and the capacitor area are reduced. The proposed scheme achieves 97.26% less switching energy with one forth of the capacitor area as compared to the conventional architecture.

Information related to the author
© 2012 by The Institute of Electronics, Information and Communication Engineers
Previous article Next article

Recently visited articles