IEICE Electronics Express
Online ISSN : 1349-2543
ISSN-L : 1349-2543

この記事には本公開記事があります。本公開記事を参照してください。
引用する場合も本公開記事を引用してください。

High Q Series Negative Capacitor Using Negative Group Delay Circuit Based on a Stepped-impedance Distributed Amplifier
Tiedi ZhangChung-Tse Michael WuRuimin Xu
著者情報
ジャーナル フリー 早期公開

論文ID: 14.20170088

この記事には本公開記事があります。
詳細
抄録

This paper presents a novel approach to achieve a high Q series negative capacitor (NC). A stepped-impedance distributed amplifier (DA) is used to achieve the negative group delay (NGD) response. The input/output (I/O) impedance of the transistor in each stage is calculated to meet the specific voltage gain coefficient ratio. By this way, the NGD phenomenon can be observed between the input and reversed output ports of DA. A major advantage of this architecture is that the gain is configurable while maintaining a fixed NGD. By properly choosing the gain coefficient, the proposed circuit can exhibit the same S21 as an ideal NC network. From the experimental results, it can be calculated that in 1.4-1.55 GHz the NGD circuit can exhibit the desired equivalent NC value. In addition, thanks to the active structure, the circuit shows a high quality-factor (Q) performance.

著者関連情報
© 2017 by The Institute of Electronics, Information and Communication Engineers
feedback
Top