IEICE Electronics Express
Online ISSN : 1349-2543
Dynamic LLR scheme based on EM algorithm for LDPC decoding in NAND flash memory
Junli PengQi WangXiang FuZongliang Huo
Author information
JOURNALS FREE ACCESS Advance online publication

Article ID: 14.20170820

Details
Download PDF (413K) Contact us
Abstract

A dynamic log-likelihood ratio (DLLR) scheme based on expectation-maximization (EM) algorithm for the decoding of low-density parity-check (LDPC) codes in NAND flash memory is proposed. When LDPC soft decoding fails, the DLLR scheme employs the EM algorithm to estimate the parameters of the threshold voltage distribution of NAND flash memory, and then recalculates the LLR values for decoding. Simulation results show that the proposed scheme can significantly improve the error correcting performance of LDPC soft decoding in NAND flash memory.

Information related to the author
© 2017 by The Institute of Electronics, Information and Communication Engineers

Recently visited articles
feedback
Top