Article ID: 15.20180481
In this paper, a 12-bit pipeline Analog-to-Digital (ADC) in 0.13μm CMOS process with SHA-less structure is presented. Two kinds of high-speed comparators are proposed to reduce settling time of residue amplifier. Meanwhile, the foreground calibration algorithm can correct the mismatch of capacitors and alleviate the effect of finite gain of residue amplifier for better linearity. A single-to-differential reference voltage buffer which can be easily controlled by the reference voltage outside is also designed in this ADC. Measurement results show that the ADC achieves an spurious-free dynamic range (SFDR) of 83.6dBc, a signal-to-noise ratio (SNR) of 67.16dB and a signal-to-noise and distortion ratio (SNDR) of 66.9dB with 9.95MHz input signal at 120MS/s. The integral nonlinearity (INL) and differential nonlinearity (DNL) are within +0.8LSB and +0.25LSB, respectively.
