A 140 GHz Area-and-Power-Efficient VCO using Frequency Doubler in 65 nm CMOS

Yoshitaka Otsuki¹, Daisuke Yamazaki¹, Nguyen Ngoc Mai-Khanh², and Tetsuya Iizuka¹,²a)

Abstract This paper presents a compact, low-phase-noise and low-power D-band VCO with the tuning range from 140.1 to 143.5 GHz. To improve the area and power efficiency, we avoid using signal amplification and matching circuits in the VCO, where a 70 GHz LC oscillator is directly coupled to a frequency doubler. The layout of the transistors is optimized so that the signal loss and reflection are minimized. The proposed VCO fabricated in a 65 nm CMOS technology occupies the core area of 0.05 mm². It achieves the output power of −8 dBm and the phase noise of −108.2 dBc/Hz at 10 MHz offset with the power consumption of 24 mW from 1 V supply, which leads to the figure-of-merit (FoM) of −177.4 dBc/Hz.

key words: CMOS, D-band, frequency doubler, millimeterwave silicon RFICs, voltage-controlled oscillator (VCO).

Classification: Microwave and millimeter wave devices, circuits, and hardware

1. Introduction

Atmospheric attenuation shows several frequencies where radio-wave attenuation is minimized. The low atmospheric attenuation windows occur at around 35 GHz, 90 GHz, 140 GHz and 220 GHz in millimeter-band [1, 2]. Especially, the frequency around 140 GHz in D-band has a great potential and unique properties. This frequency band arises between two molecular absorption peaks of 119 GHz and 183 GHz and has low attenuation (1 dB/km), where the potential available bandwidth is large [1]. The frequency band from 141 to 148.5 GHz is allocated by the Federal Communications Commission (FCC) for fixed and mobile communication [3]. Thus this frequency band has been exploited for a lot of applications in various fields such as spectroscopy [4], radiometer [5], biosensor [6], imaging [7, 8], radar [9] and high-data-rate communication [10–13].

For any of these systems, the oscillator that generates low-phase-noise millimeter-wave carrier is essential in order to efficiently transmit or receive the signal in D-band. At frequency higher than 100 GHz, however, a design of the CMOS voltage controlled oscillator (VCO) that realizes low phase noise with low power consumption is crucial to have sufficient signal-to-noise ratio (SNR) requested by the system specifications. A fundamental VCO [14–16] is one of the straightforward choices to realize high power output with low power consumption. With a very simple structure its tuning range is often limited by parasitic capacitance of the transistors. Thus a varactor is usually used to maintain the tuning range, but its low quality factor (Q) at high frequency may heavily deteriorate the phase noise of the VCO. Several design techniques have been proposed to boost up the fundamental frequency of an oscillator. A VCO combining four coupled Colpitts oscillators was proposed in [17]. This circuit can generate high output power with increased power consumption. [18] proposed a VCO based on coupled oscillators in a loop configuration, which occupies a large area and tends to request a lot of power to generate a signal.

One of the commonly-used methods to achieve better phase noise is to use a VCO for harmonic generation [19, 20]. The main drawback of these techniques is that the output power becomes low at higher harmonics and they often need more DC power to compensate it. A push-push architecture [21, 22] is also used to have more output power but it also leads to large area occupation due to the multiple VCOs. Though various other oscillation techniques such as frequency up-conversion [23] or quadrature coupling [24, 25] have been proposed to realize millimeter-wave output, to achieve low phase noise and low power consumption with a small area at high frequency is still challenging. One possible approach to overcome this is to use a VCO together with a multiplier. This topology has often been used in recent publications aiming for high efficiency and low phase noise [26–30].

In this paper, a compact 140 GHz VCO using frequency doubler that realizes low phase noise with low power consumption is proposed. We use a 70 GHz LC oscillator, which is directly coupled to a frequency doubler unlike the conventional VCO that uses matching networks in between the low-frequency oscillator and the multiplier. The prototype fabricated in 65 nm standard CMOS achieves the phase noise of −108.2 dBc/Hz at 10 MHz offset around 140 GHz with the power consumption of 24 mW from 1 V supply.

The rest of this paper is organized as follows. Section 2 presents the architecture and implementation of the pro-
posed VCO. Then the measurement results of the D-band VCO is presented in Section 3. Finally, Section 4 concludes this paper.

2. Architecture of the Proposed VCO

2.1 70-GHz Fundamental LC VCO
The block diagram of the proposed VCO is shown in Fig. 1, where we use a 70 GHz fundamental LC oscillator, which is followed by a frequency doubler to generate 140 GHz. The 70 GHz oscillator has the RC biasing circuit for both \( M_1 \) and \( M_2 \) that enables us to tune their gate voltage \( V_G \) for frequency tuning. Although \( V_G \) and the drain voltage \( V_D \) are both assumed to be at the regulated supply through the inductors in the conventional cross-coupled VCO (CC-VCO), in this topology we can tune \( V_G \) and \( V_D \) independently. While all the transistors never leave the saturation region in the conventional CC-VCO, the transistors in our oscillator may operate in the triode region, which leads to class-C operation [31]. As a result, current noise from FETs can be greatly reduced. Here in this oscillator we use \( V_G \) to tune the oscillation frequency.

Figs. 2, 3, 4 and 5 summarize the simulated performance of the proposed oscillator, which is compared for reference with the conventional LC VCO using simple cross-coupled transistors without the biasing circuit. In these plots, to tune \( V_G \) of the cross-coupled transistors, \( V_{BIAS1} \) is swept in the proposed oscillator while \( V_{DD} \) is swept in the conventional one [26]. As shown in Fig. 2, both the oscillators are designed to have similar frequency tuning range for fair comparison. At the same time, the power consumption of them becomes roughly equal to each other as shown in Fig. 3. With this setup, Fig. 4 demonstrates that, by directly tuning \( V_G \) through the biasing circuit, the phase noise of the proposed oscillator is always lower than that of the conventional one. Clearly, the proposed oscillator achieves better Figure-of-Merit (FoM) throughout the frequency tuning range as shown in Fig. 5.

2.2 Entire Architecture of 140-GHz VCO
For 140 GHz output, we employed a push-push frequency doubler with single-ended output followed by an output matching circuit as shown in Fig. 1. The transistors \( M_3 \) and \( M_4 \) are biased at around their threshold voltage through the dedicated biasing circuit to have the largest voltage amplitude at the 2nd harmonic frequency. The output matching circuit is composed of transmission lines and is tuned to pass signals around 140 GHz. A capacitor and a resistor at the output are used to cut DC component. The conventional D-band VCO based on a frequency doubler [26] used a 70 GHz oscillator whose differential outputs are amplified.
then supplied to the doubler. Since it requires an impedance matching circuit in-between each sub-circuit, it uses a total of 5 matching circuits that lead to a large area. In addition, signal loss through the on-chip passive components in the matching circuits has the non-negligible impact on the power efficiency. In the proposed VCO, on the other hand, VCO outputs are directly coupled to the doubler without internal signal amplification. With this structure, we can avoid area-consuming on-chip passive components for matching between sub-circuits as well as signal loss through them. In addition, since the 70 GHz VCO output nodes now do not see 50-Ohm loads, its power consumption can be drastically reduced while maintaining its oscillation frequency and amplitude. But to make this simple topology to be effective, we need careful design consideration for the signal transfer from the VCO to the doubler. To minimize signal reflection between these two blocks, we have integrated the transistors $M_1$ to $M_4$ including RC biasing circuits in close proximity. Figs. 6(a) and (b) show the placement and the layout of these devices, respectively. Especially for the 70 GHz signal paths, their placement and wirings are optimized to have minimum loss and reflection utilizing electromagnetic simulation with Integrand EMX [32,33]. As a result, with a very simple structure, the proposed VCO realized D-band frequency with low power consumption and small area occupation.

3. Measurement Result

Fig. 6(c) shows the chip micrograph of the proposed VCO, fabricated in a 65 nm standard CMOS. Due to the simplicity of the proposed VCO architecture, the core circuit, composed of the cross-coupled oscillator and the frequency doubler, occupies a compact area of $0.31 \times 0.16 \text{ mm}^2$.

The measurement setup is summarized in Fig. 7. First, the spectrum is measured with a signal analyzer Keysight N9030A through a frequency extension module VDI WR6.5SAX to find the oscillation frequency. The D-band 140 GHz output is successfully verified as shown in Fig. 8. As illustrated in Fig. 7(b), the phase noise is measured using a signal generator Keysight E8257D to supply 25 GHz LO signal for WR6.5SAX that works as a block down-conversion mode so that it down-converts the 140 GHz signal to $\sim$10 GHz with minimum effect on the phase noise while maintaining sufficient signal power. Fig. 9 plots the measured frequency tuning range and phase noise at 10 MHz offset by changing $V_{\text{BIAS}_1}$. This result confirms the frequency tuning range from 140.1 GHz to 143.5 GHz (2.4 % tuning range). The measured phase noise plot at 140.4 GHz output is shown in Fig. 10. At 10 MHz offset, the phase noise of $-108.2 \text{ dBc/Hz}$ is achieved. For the measurement of the output power, as shown in Fig. 7(c), we used a VDI Erickson PM4 power meter. As its sensor head has WR-10 waveguide, a taper is used to convert WR-6.5 from the waveguide probe to WR-10. The output power measured with this setup was $-14 \text{ dBm}$. After compensating the insertion loss through an on-chip signal pad, a GSG probe and waveguides, the output power of the VCO is estimated to be $-8 \text{ dBm}$. The total power consumption of the VCO is 24 mW from 1 V supply, where the 70 GHz oscillator and the doubler consume 15 mW and 9 mW, respectively. As a result, the proposed VCO achieves the FoM of $-177.4 \text{ dBc/Hz}$. Table I compares

![Graph: Comparison of the simulated FoM between the VCOs with and without biasing circuit.](image)

Fig. 5: Comparison of the simulated FoM between the VCOs with and without biasing circuit.
the performance of the proposed VCO with state-of-the-art VCOs for the similar frequency range. Among them, thanks to the simple architecture of the proposed VCO with systematic design and careful layout optimization, it achieves the lowest power, low phase noise and a very small area at the same time.

Fig. 8: Measured spectrum of the VCO output at 140 GHz.

Fig. 9: Measured oscillation frequency and phase noise at 10 MHz offset by changing $V_{BIAS1}$.

Fig. 10: Measured VCO phase noise at 140 GHz.

4. Conclusion

In this paper we proposed the area-and-power-efficient 140 GHz VCO. In the proposed VCO, the LC oscillator outputs are directly coupled to the doubler without internal signal amplifications or buffers, but with the optimized layout of the active and passive devices that minimizes the loss and reflection of the signal of interest. Fabricated in a 65 nm CMOS process, at 140 GHz, the VCO achieved the phase noise of $-108.2 \text{ dBc/Hz}$ at 10 MHz offset with low power consumption of 24 mW, which results in the FoM of $-177.4 \text{ dBc/Hz}$.

Acknowledgment

This work was supported by JSPS KAKENHI Grant Number 17H03244, and was also supported by VLSI Design and Education Center (VDEC), the University of Tokyo in collaboration with Synopsys, Inc., Cadence Design Systems, Inc., and Mentor Graphics, Inc. The authors are grateful to Professor Kenichi Okada at Tokyo Institute of Technology and Professor Minoru Fujishima and Professor Shuhei Amakawa at Hiroshima University for their valuable advice on millimeter-wave circuit designs.
Table I: Performance comparison with similar frequency oscillators.

<table>
<thead>
<tr>
<th>Ref.</th>
<th>$f_{osc}$ (GHz)</th>
<th>Process</th>
<th>$P_{out}$ (dBm)</th>
<th>Tuning Range (%)</th>
<th>$P_{diss}$ (mW)</th>
<th>PN$_{0}$ (dBc/Hz)</th>
<th>FoM* (dBc/Hz)</th>
<th>Chip Size (mm$^2$)</th>
</tr>
</thead>
<tbody>
<tr>
<td>[14]</td>
<td>175.6</td>
<td>130 nm SiGe</td>
<td>4.8</td>
<td>0.34</td>
<td>25.8</td>
<td>-101.7@1MHz</td>
<td>-192.5</td>
<td>0.19**</td>
</tr>
<tr>
<td>[19]</td>
<td>190.5</td>
<td>130 nm SiGe</td>
<td>-2.1</td>
<td>20.7</td>
<td>183/294</td>
<td>-102.6@10MHz</td>
<td>-165.6~</td>
<td>-</td>
</tr>
<tr>
<td>[20]</td>
<td>210</td>
<td>130 nm SiGe</td>
<td>1.4</td>
<td>10.6</td>
<td>26 ~ 61</td>
<td>-87.5@1MHz</td>
<td>-</td>
<td>0.027</td>
</tr>
<tr>
<td>[23]</td>
<td>120</td>
<td>45 nm CMOS</td>
<td>-</td>
<td>13.5</td>
<td>64</td>
<td>-87@1MHz</td>
<td>-170.5</td>
<td>0.2</td>
</tr>
<tr>
<td>[24]</td>
<td>106.7</td>
<td>65 nm CMOS</td>
<td>-15</td>
<td>39.4</td>
<td>45</td>
<td>-108.2@10MHz</td>
<td>-172.2</td>
<td>0.55**</td>
</tr>
<tr>
<td>[25]</td>
<td>99.1</td>
<td>65 nm CMOS</td>
<td>-</td>
<td>11.9</td>
<td>30</td>
<td>-93.8@1MHz</td>
<td>-178.6</td>
<td>-</td>
</tr>
<tr>
<td>[26]</td>
<td>140</td>
<td>45 nm CMOS</td>
<td>-2</td>
<td>14.5</td>
<td>51</td>
<td>-96.5@1MHz</td>
<td>-182.3</td>
<td>0.23</td>
</tr>
<tr>
<td>This work</td>
<td>140</td>
<td>65 nm CMOS</td>
<td>-8</td>
<td>2.4</td>
<td>24</td>
<td>-108.2@10MHz</td>
<td>-177.4</td>
<td>0.05</td>
</tr>
</tbody>
</table>

*FoM = PN – 20 log ($f_{osc}$/$f_{offset}$) + 10 log ($P_{diss}$/1mW), ** including the pads

References


