電気学会論文誌D(産業応用部門誌)
Online ISSN : 1348-8163
Print ISSN : 0913-6339
ISSN-L : 0913-6339
特集論文
部分再構成を用いたプロセッサの耐故障化手法に関する検討
荻堂 盛也山田 親稔宮城 桂市川 周一藤枝 直輝
著者情報
ジャーナル 認証あり

2019 年 139 巻 2 号 p. 187-192

詳細
抄録

In this paper, we propose a reconfigurable fault tolerant architecture that can recover from failure status with spare space. Recently, progress in semiconductor technology has been remarkable due to microfabrication of devices. The semiconductor technique plays an important role in artificial satellites and aircraft. Furthermore, it has guaranteed the reliability of the circuits by the multiplexing structure. However, in embedded systems, space-saving is regarded to be as important as reliability. In the traditional approach, the area overhead tends to become large. Reconfigurable fault tolerance can achieve high area efficiency. In this research, we aim to improve the reliability and area efficiency for a single stuck-at fault of the processor. In this article, we reproduce the proposed method using Tcl script and proposed standalone fault tolerant operation using embedded Linux.

著者関連情報
© 2019 電気学会
前の記事 次の記事
feedback
Top