Load Balancing Control by Symmetrical Coordinates Frame for PWM Inverter Based Reactive Power Compensators

Student member Alper Akdağ (Chiba Institute of Technology)
Member Susumu Tadakuma (Chiba Institute of Technology)
Member Hideaki Minakata (Chiba Institute of Technology)

This paper describes considerations on a Voltage Source Inverter based Reactive Power Compensator, especially load balancing control by symmetrical coordinates frame. Analytical expressions are derived to design the current controllers. With the designed controllers, fast response to the step changes in the reference current values can be obtained. This results in the improvement of the overall system performance. The improved current tracking capabilities of the inner controllers and better performance characteristics of dc voltage and reactive power loops are demonstrated for steady state and transient conditions. Besides this, the required additional loops for load balancing property of the VSI based SVC are investigated by using the positive · negative sequence decomposition calculated in $\alpha$ · $\beta$ reference frame which gives a faster response than the separation in d-q frame. Simulation results have shown that with the use of simple additional loops, VSI type SVC can also achieve load balancing besides VAR compensation and dc voltage regulation.

Keywords: Flexible AC Transmission System (FACTS), reactive power compensation, static shunt compensator, unbalanced load, negative and positive sequence components

1. Introduction

Variable reactive power compensation is an important issue for transmission and distribution systems. First developed Static VAR Compensators (SVC) were designed as Thyristor Switched Capacitors (TSC) or Thyristor Controlled Reactors (TCR) [1]. Recently, the use of switching power converters as reactive power compensators is gaining popularity. The absence of large energy storage elements is the main advantage of these compensators. They have the features of

i. avoiding the risk for potential resonance conditions,
ii. increasing the response speed,
iii. reducing the total system real estate [2,3].

One of the power electronics devices used for compensation purposes, is the Voltage Source Inverter (VSI) [2]-[10]. VSI is connected to the power system through three phase inductors (or three phase transformers) as shown in Fig. 1. The reactive power supplied or absorbed by the VSI based compensator is controlled by adjusting the inverter output voltage magnitude to less than or greater values than the system voltage. The dc voltage across the dc link capacitor is controlled by the phase angle of the generated voltage with respect to system voltage.

In the literature, VSI based SVC's and their control systems are investigated in different aspects. [4], [5] and [6] give a detailed modeling of controllers based on the linearization process of the non-linear equations. In [2], a neural network control principle is applied for VSI based SVC. A multilevel VSI is applied to SVC operation to obtain better operating performance in [3]. The operating and control principles in these compensators are complicated and difficult to implement. In this paper, a simple mathematical model of the VSI based compensator will be presented. With the use of this model, a controller with decoupling principle will be designed and the optimum control parameters will be investigated. Theoretical settling times and overshoot of current controllers have been calculated and compared with the results obtained by simulations and experiments. As a final step, the necessary additional loops for the controller will be designed to use the compensator also for load balancing purposes. The control system has been designed in d-q frame, but the decomposition of positive and negative sequence components have been done in $\alpha$ · $\beta$ reference frame. By that way, a more reliable and stable control has been obtained. Besides the theoretical studies, this paper is also furnished with the simulation and experimental results.
2. Mathematical Model of the Compensator

In order to obtain a controller for the compensator shown in Fig. 1, first a mathematical model is derived. During the analysis and the design of the controller, rotating axis transformation parameters (i.e. d-q-0) are used. This axis transformation is chosen instead of stationary axis transformation because in this method, sinusoidal voltages and currents are transformed into dc quantities in the steady state conditions. By this way, it is easier to obtain the optimum values for the controller parameters (e.g. K and T for a PI controller).

From Fig.1, the voltage equations can be written in stationary a-b-c frame as:

\[ \begin{bmatrix} V_{sa} \\ V_{sb} \\ V_{sc} \end{bmatrix} = \begin{bmatrix} L \frac{di_a}{dt} \\ L \frac{di_b}{dt} \\ L \frac{di_c}{dt} \end{bmatrix} + \begin{bmatrix} V_{ia} \\ V_{ib} \\ V_{ic} \end{bmatrix} \] ..........................(1)

where \(i_a, i_b, i_c\) are the compensating currents, and \(V_{in}, V_{ib}, V_{ic}\) are the generated voltages by the inverter.

The equations in (1) can be written by assuming that i) the power system is a balanced 3-phase system, ii) there is no harmonics flowing in the system, and iii) the value of the resistance value is small and therefore negligible.

The equations in (1) are transformed into the stationary \(\alpha - \beta\) frame as in (2) by the use of transformation matrix in (3).

\[ \begin{bmatrix} V_{sa} \\ V_{sb} \\ V_{sc} \end{bmatrix} = \begin{bmatrix} L \frac{di_a}{dt} \\ L \frac{di_b}{dt} \\ L \frac{di_c}{dt} \end{bmatrix} + \begin{bmatrix} V_{ia} \\ V_{ib} \\ V_{ic} \end{bmatrix} \] ..........................(2)

\[ \begin{bmatrix} a \\ b \\ c \end{bmatrix} = \begin{bmatrix} 2 & 1 & -1/2 \\ 3 & 0 & \sqrt{3}/2 \\ 3 & 0 & -\sqrt{3}/2 \end{bmatrix} \begin{bmatrix} \alpha \\ \beta \end{bmatrix} \] ..........................(3)
where, $\Delta d$ and $\Delta q$ are the outputs of current controllers.

\[
\Delta d = (PI)(i_d^* - i_d) = k_{id}\frac{1 + \tau_{id}s}{\tau_{id}s}(i_d^* - i_d)
\]

\[
\Delta q = (PI)(i_q^* - i_q) = k_{iq}\frac{1 + \tau_{iq}s}{\tau_{iq}s}(i_q^* - i_q)
\]

where (PI) corresponds to Proportional-Integral control principle. These two signals are generated by the effects of outer loops for $V_{dc}$ and supply reactive current, and they generate additional voltages in transient states.

Inserting (7) to (6), (9) can be obtained which represents the input-output relation of the VSI based compensator system.

\[
L\frac{di_d}{dt} = \Delta d
\]

\[
L\frac{di_q}{dt} = \Delta q
\]

From the above equations, it can be seen that both $d$ and $q$ components of the compensating currents can be controlled independently, and by the use of PI controllers it is possible to obtain good dynamics and steady state performance. By applying a PI controller with a transfer function of $\left(\frac{k_{id}\tau_{id}s}{\tau_{id}s}\right)$, the closed loop transfer function can be obtained as follows.

\[
\frac{\Delta i_d}{\Delta i_q} = \frac{k_{id}\tau_{id}s + 1}{s^2\tau_{id}L + sk_{id}\tau_{id} + k_{id}}
\]

Since the transfer function in (10) is a second order system transfer function, the damping ratio ($\xi$) and oscillation frequency ($\omega_n$) can be written as:

\[
\xi = \frac{1}{2}\sqrt{\frac{k_{id}\tau_{id}}{L}}
\]

\[
\omega_n = \sqrt{\frac{k_{id}}{\tau_{id}L}}
\]

With the use of (11) and (12), it is straightforward to find the parameters of the PI controllers ($k$ and $t$) when the settling time ($T_s$) and maximum allowable overshoot values are specified.

Generally, settling time should be chosen as small as possible to provide fast response, but the limitation by the carrier frequency must be taken into account. The damping ratio should be within the limits of 0.6 and 1.0 to ensure 10% overshoot, and ii) not to limit the fast response. The same procedure is also applicable to the q-axis compensating current control system.

With these principles, the whole control block diagram of the compensator is given in Fig. 3, including the dc voltage and reactive power control loops. In the control system, a per-unit system has been adopted according to the following definitions.

\[
i_\text{s} = \frac{i_s}{i_{\text{base}}}, \quad V_\text{sx} = \frac{V_{sx}}{V_{\text{base}}}, \quad V_\text{sx} = \frac{V_{sx}}{V_{\text{base}}}
\]

\[
L = \frac{\omega L}{Z_{\text{base}}}, \quad Z_{\text{base}} = \frac{V_{\text{base}}}{i_{\text{base}}}
\]
4. Performance of the Control System

4.1 Simulation and Experimental Setup In order to verify the theoretical studies of Section 3, and observe the capability of the control system, simulation and experimental studies have been carried out. For simulation purposes, an EMTDC electromagnetic transients simulation program is used. For the experimental studies, the system has been modeled by the use of a PC based Hybrid Simulator, as shown in Fig. 4. With this experimental setup, a C program for the proposed control system is written and compiled in the PC environment. Then the information is loaded to the “Interface & Calculation Unit” through the parallel port. The PWM gate signals are generated according to the magnitude and phase angle information from the control system.

The parameters of the power and the control system used in both simulation and experimental works are presented in Table I. The current controllers are designed to obtain zero steady-state error and an overshoot within the acceptable limits. On the other hand, the reactive current and dc voltage control loops' parameters are selected to obtain zero steady-state error and relatively larger settling time than the inner current loops.

4.2 Simulation and Experimental Results As simulation studies, the current tracking capabilities of the inner current loops are investigated besides the performance investigation of the reactive power and dc voltage loops. For this purpose, the following two cases are examined.

i) a step change in the supply current q-axis reference value (i.e. a change in the supply side reactive power value),

ii) an instantaneous increase in dc voltage reference.

Normal operation of an SVC requires zero reactive power in the supply side. However, for the examination of the transient characteristics of the control loops, reference value of the reactive current flowing in the supply side is changed from 0-pu (per unit) to 0.15-pu. The results obtained are demonstrated in Fig. 5. The q-axis current flowing to the inverter reaches its steady-state value within the settling time of about 2.5ms, which is dictated by the natural frequency (ω0) and damping ratio (ξ) of the inner loop calculated according to (11) and (12). Since the reactive power loop is an outer loop of the control system, its settling time is chosen longer than the inner loop as seen from the same figure. It can be seen easily that the reactive power control and q-axis current control loops have good dynamic response against step changes in reactive current reference value.

In a VSI based compensator operation, there is generally no need for changing the dc voltage level across the capacitor, but for observing the d-axis current response characteristics, the reference value of the dc voltage level is increased instantaneously, to change the d-axis current reference value as shown in Fig. 6. A step increase of V_d from 200V to 220V causes an instantaneous change in i_d. The inner current control loop causes i_d to track the reference current, i_d*, by properly designed PI parameter values. In this study, settling time is adjusted to about 2msec. as can be seen from Fig. 6 that fits with the theoretical result obtained by the parameter values of Table 1.

To validate the simulation results of the proposed control system, experimental studies are carried out. The results are demonstrated in Figs. 7 and 8 for the similar changes in the power and control system parameters as in simulation studies. The results obtained by the experimental studies are in good accordance with the simulations. But, there are some slight differences that may be caused by the harmonic distortion of controlled currents (i.e. the influence of the converter), A/D conversion process and the discrete controllers affects. These reasons and possible uncertainties in the system parameters reduce slightly the system performance. Since it is beyond of this paper to discuss the improvement techniques such as current prediction algorithms, it is left as future work.
Load Balancing Control by Symmetrical Coordinates Frame

5. Load Balancing Principle of the Compensator

5.1 Unbalance Operation and its Effects

Most of ac power systems are three-phase and designed for balanced operation. In high quality power supply systems, "balanced phase currents and voltages" property must be held. In an unbalanced operation, negative and zero sequence components will also arise in addition to the positive sequence component.

These undesirable negative and zero sequence components cause additional losses in motors and generators, oscillating torques in ac machines, increased ripple in rectifiers, saturation of transformers, excessive neutral currents, malfunctioning of several types of equipments, etc. In order to minimize these undesirable effects caused by the unbalanced operating conditions to the other loads connected to the same point of common coupling, load balancing techniques must be applied.
In the following sections, the necessary additional control loops for the controller of an SVC in an unbalanced load condition will be investigated and the performance results will be given.

5.2 Decomposition to the Positive and Negative Sequence Components Decomposition of the electrical variables, such as currents and voltages, into the negative and positive sequence components can be done in different ways [11]-[13]. In most of the papers which are dealing with unbalanced loads (or unbalanced supply voltages) decompose the positive and negative sequence components in synchronously rotating frame (i.e. d-q frame). In this method, positive sequence d-q and negative sequence d-q components has dc components and additional ac signals oscillating with a frequency of the two times of the fundamental. These ac signals should be filtered with four low-pass or band-pass filters to obtain the real values for d-q components in positive and negative sequences. As it is obvious, addition of the filter circuits to the system imposes a delay to the controller which reduces the performance and may cause instability problems in most cases.

In this paper, negative and positive sequence decomposition has been done in a-β frame without any need for filters that makes the controller faster and avoids the possible instability problems. In Appendix B, the basic principles of the two approaches are shown schematically.

An unbalanced system can be decomposed into two balanced three-phase systems as shown in Fig. 9. The positive and negative sequence load currents of this system can be modeled mathematically as in (13) and (14).

\[
\begin{bmatrix}
I_a \\
I_b \\
I_c
\end{bmatrix}
= \begin{bmatrix}
1 \\
a \\
a^2
\end{bmatrix}
\begin{bmatrix}
I_+ \\
I_-
\end{bmatrix} \tag{13}
\]

\[
\begin{bmatrix}
I_a \\
I_b \\
I_c
\end{bmatrix}
= \begin{bmatrix}
1 \\
a \\
a^2
\end{bmatrix}
\begin{bmatrix}
I_+ \\
I_-
\end{bmatrix} \tag{14}
\]

where,

\[
I_+ = \frac{1}{3} (I_a + a I_b + a^2 I_c),
I_- = \frac{1}{3} (I_a + a^2 I_b + a I_c),
a = e^{j20} = -\frac{1}{2} + j\frac{\sqrt{3}}{2},
a^2 = e^{j40} = -\frac{1}{2} - j\frac{\sqrt{3}}{2}.
\]

By the use of (3), negative and positive sequence stationary a-β frame components can be obtained as in (15) and (16) respectively.

\[
\begin{bmatrix}
I_a \\
I_b
\end{bmatrix}
= \begin{bmatrix}
\frac{1}{2} & -\frac{1}{2} \\
\frac{1}{2} & \frac{1}{2}
\end{bmatrix}
\begin{bmatrix}
I_a - jI_b \\
I_a + jI_b
\end{bmatrix} \tag{15}
\]

\[
\begin{bmatrix}
I_a \\
I_b
\end{bmatrix}
= \begin{bmatrix}
I_a \\
I_b
\end{bmatrix} - \begin{bmatrix}
I_a \\
I_b
\end{bmatrix} \tag{16}
\]

\[
\begin{bmatrix}
d_- \\
q_-\end{bmatrix}
= \begin{bmatrix}
\cos(\alpha t) & -\sin(\alpha t) \\
\sin(\alpha t) & \cos(\alpha t)\end{bmatrix}\begin{bmatrix}
\alpha_- \\
\beta_-\end{bmatrix} \tag{17}
\]

5.3 Control System The control block diagram in Fig. 3 can be modified to allow compensation of the negative sequence components besides the normal operation of the VSI based compensator. The principle in the design of the new controller is adding the loops, which eliminates the negative sequence d-q components in the supply side currents. The additional d-q axis negative sequence controllers cause the generation of unbalanced voltages at the terminals of the inverter, which results in unbalanced compensating currents flowing to or from the compensator. The positive sequence components of these compensating currents do the
usual job of the VSI based compensator, while the negative sequence currents are generated according to the unbalance factor of the load. The outputs of the control block which are used for the generation of gate signals of the inverter switches are transformed into stationary αβ coordinates as in (18), and then to stationary abc coordinates. The whole control block diagram including the unbalanced load compensation principle is demonstrated in Fig. 11.

\[
\begin{bmatrix}
V_{\alpha} \\
V_{\beta}
\end{bmatrix} =
\begin{bmatrix}
\cos(\omega t) & -\sin(\omega t) \\
\sin(\omega t) & \cos(\omega t)
\end{bmatrix}
\begin{bmatrix}
V_{sd} \\
V_{sq}
\end{bmatrix}
\]

\[
\begin{bmatrix}
V_{sd} \\
V_{sq}
\end{bmatrix} =
\begin{bmatrix}
\cos(\omega t) & \cos(\omega t) & \cos(\omega t) \\
\sin(\omega t) & \sin(\omega t) & \sin(\omega t)
\end{bmatrix}
\begin{bmatrix}
V_{sa} \\
V_{sb} \\
V_{sc}
\end{bmatrix}
\]

\[
\begin{bmatrix}
V_{id} \\
V_{iq}
\end{bmatrix} =
\begin{bmatrix}
\cos(\omega t) - \sin(\omega t) & \cos(\omega t) & \sin(\omega t) \\
\sin(\omega t) & \cos(\omega t) - \sin(\omega t) & \cos(\omega t)
\end{bmatrix}
\begin{bmatrix}
V_{sa} \\
V_{sb} \\
V_{sc}
\end{bmatrix}
\]

\[(18)\]

5.4 Simulation Results

In order to verify the load balancing capability of the VSI based compensator, simulation studies have been carried out. During these studies, balancing performance in an unbalanced load condition and the response in fault conditions of the compensator are investigated. To avoid any damage to the inverter of the experimental setup during a fault condition, only simulation studies are performed instead of experimental studies.

The load used in the first simulation circuit is composed of two parts. The first part of the load has a total reactive power of 200Var (lagging) and power factor of 0.87. At the time of 0.05sec., an unbalanced RL load with inductance values of 50mH and resistance values of 20, 10, and 5Ω are connected to the circuit with a circuit breaker. As can be seen from Fig. 12, before and after the connection of the unbalanced load to the system, SVC is compensating the reactive power of the load as well as regulating the dc voltage across the dc link capacitor. After t=0.05sec, besides these two duties, SVC also eliminates the negative sequence components of load currents which results in balanced supply line currents.

As a second simulation study, a line-to-ground fault is applied to the load side of phase-C. Results obtained are demonstrated in Fig. 13. The highly unbalanced load currents are balanced with the proper operation of the SVC. If the fault current flowing in the load side exceeds the limitations of the compensator, the load balancing capability cannot be achieved properly. For comparison purposes, the performance of SVC without load balancing loops is illustrated for the same load and fault conditions in Fig. 14. As can be seen easily, besides the high harmonic content in the supply line currents, relatively high and unbalanced currents are flowing in the supply side.

The main disadvantage of the proposed control principle is the generation of unbalanced voltages at the inputs of the inverter. This results in unbalanced compensator line currents flowing through the coupling transformer. These 3-phase unbalanced line currents cause an ac ripple in the dc-link voltage with a frequency of the two times of the fundamental frequency. The amplitude of the oscillation becomes larger, if the load unbalance factor is higher. This phenomenon can be seen in Figs. 12 and 13. Since the load in Fig. 13 is highly unbalanced when compared to the load in Fig. 12, the ripple amplitude on the dc voltage is higher obviously. This ripple on the dc-link capacitor has the risk of causing resonance, if the power system and inverter parameters are not designed properly. To avoid such a resonance, the frequency of the tank circuit, composed of the dc-link capacitor and the inductance of the transformer, should not coincide with the frequency of the ripple in the dc-link voltage. As an another solution for avoiding the risk of resonance, a tuned filter should be connected across the dc link capacitor, but such a solution increases the cost of the compensator. For that reason, this may not be a feasible solution for this kind of applications.

From the simulation studies, it can be concluded that the reactive power compensation and load balancing can be done by simple additions to the controller of the VSI based compensator. Its
performance is quite successful as seen from Figs. 12 and 13. Supply line currents are balanced within one cycle of supply voltage (20ms) for a step change from balanced to the unbalanced load current condition.

6. Conclusion

In this paper, a VSI based Reactive Power Compensator is presented for different load conditions with experimental and simulation results. It is shown that by a simple mathematical model, it is possible to determine the dynamics of the current control system (i.e. overshoot and settling time). Besides the reactive compensation of the SVC, it is shown that VSI based compensator is also an efficient tool for balancing the load and for avoiding the over-currents during fault conditions.

In the load balancing control circuit, the positive and negative sequence components decomposition is calculated in $\alpha$ - $\beta$ frame instead of d-q frame, which is different from most of the control principles used extensively in the SVC. Using $\alpha$ - $\beta$ frame in decomposition eliminates the need for low pass filters as in the decomposition in d-q frame. This improves the performance of the controller and avoids possible instability problems. It is verified that decomposition in the $\alpha$ - $\beta$ frame results in a good performance.

Acknowledgement

The authors would like to thank Mr. T. Koyanagi and Mr. K. Kirya for their assistance with the simulation studies. Also, one of the authors, Alper Akdag, acknowledges Japanese Government for financial support during his stay, with the Monbusho scholarship.

(Manuscript received January 25, 2000, revised July 3, 2000)

References

Appendix A

Transformation of the equation in (2), from stationary $\alpha-\beta$ frame to the rotating $d-q$ frame can be obtained as follows:

$$\begin{bmatrix} \alpha \\ \beta \end{bmatrix} = [C] \begin{bmatrix} d \\ q \end{bmatrix} \quad \text{(A1)}$$

where $[C] = \begin{bmatrix} \cos(\omega t) & -\sin(\omega t) \\ \sin(\omega t) & \cos(\omega t) \end{bmatrix}$

$$\begin{bmatrix} V_{sd} \\ V_{sq} \end{bmatrix} = \begin{bmatrix} L \frac{di_d}{dt} \\ L \frac{di_q}{dt} \end{bmatrix} + \begin{bmatrix} V_{is} \\ V_{iq} \end{bmatrix} \quad \text{(A2)}$$

$$[C] \begin{bmatrix} V_{sd} \\ V_{sq} \end{bmatrix} = L \frac{d}{dt} \left([C] \begin{bmatrix} i_d \\ i_q \end{bmatrix} + [C] \begin{bmatrix} V_{id} \\ V_{iq} \end{bmatrix}\right) \quad \text{(A3)}$$

$$\begin{bmatrix} V_{sd} \\ V_{sq} \end{bmatrix} = [C]^{-1} L \frac{d}{dt} \left([C] \begin{bmatrix} i_d \\ i_q \end{bmatrix} + [C] \begin{bmatrix} V_{id} \\ V_{iq} \end{bmatrix}\right) \quad \text{(A4)}$$

$$\begin{bmatrix} V_{sd} \\ V_{sq} \end{bmatrix} = L \frac{d}{dt} \left(\begin{bmatrix} i_d \\ i_q \end{bmatrix} \right) + [C]^{-1} L \frac{d}{dt} \left(\begin{bmatrix} \cos(\omega t) & -\sin(\omega t) \\ \sin(\omega t) & \cos(\omega t) \end{bmatrix} \begin{bmatrix} i_d \\ i_q \end{bmatrix}\right) + \begin{bmatrix} V_{id} \\ V_{iq} \end{bmatrix} \quad \text{(A5)}$$

$$\begin{bmatrix} V_{sd} \\ V_{sq} \end{bmatrix} = L \frac{d}{dt} \left(\begin{bmatrix} i_d \\ i_q \end{bmatrix}\right) + \omega L \begin{bmatrix} -1 & 0 \\ 0 & 1 \end{bmatrix} \begin{bmatrix} i_d \\ i_q \end{bmatrix} + \begin{bmatrix} V_{id} \\ V_{iq} \end{bmatrix} \quad \text{(A6)}$$

Appendix B

Fig. A1. Basic principles of the positive and negative sequence decomposition (a) in $d-q$ frame (b) in $\alpha-\beta$ frame.

Alper Akdag (Student Member) received the B.Sc. and M.Sc. degrees in electrical engineering from Middle East Technical University, Ankara, Turkey, in 1993 and 1996, respectively. He is currently working towards the Ph.D. degree at Chiba Institute of Technology, Chiba, Japan. Between 1993-1997, he was a Research Assistant in the Electrical and Electronics Engineering Department, Middle East Technical University, and also a part time researcher in the Power Electronics Division at TUBITAK Information Technologies and Electronics Research Institute. Mr. Akdag is a student member of IEEE and the Institute of Electrical Engineers of Japan.

Susumu Tadakuma (Member) was born in Kumamoto, Japan, on February 5, 1939. He received the B.Sc. and Dr. of Engineering Degrees from Waseda University, Tokyo, Japan, in 1962 and 1978, respectively. He joined Toshiba Corporation in 1962, where he was engaged in power electronics applications to industrial motor drives and high speed transport systems at R&D Center (1962-1978) and Heavy Apparatus Engineering Laboratory (1979-1994). Since 1995 he has been a Professor of Chiba Institute of Technology, Chiba, Japan. Dr. Tadakuma is a Fellow, IEEE and a member of IEEJ and SICE. Japan. He served as a Member at Large, IAS Executive Board, IEEE from 1994 to 1997 and Chairman of the IEEE Industry Applications Society Tokyo Chapter from 1995 to 1996.

Hideaki Minakata (Member) received the M.S. and the Ph.D. degrees in electrical engineering from University of Tokyo in 1994 and 1997, respectively. He is a Lecturer with the Department of electrical engineering, Chiba Institute of Technology, Japan. His current research interests are in the areas of control theory, power drive systems and humanoid robots.