Macroblock Feature Based Adaptive Propagate Partial SAD Architecture for HDTV Application

YIQING HUANG,†1 QIN LIU†1 and TAKESHI IKENAGA†1

A macroblock (MB) feature based adaptive propagate partial SAD architecture is proposed in this paper. Firstly, by using edge detection operator, the homogeneous MB is detected before motion estimation and three hardware friendly subsampling patterns are adaptively selected for MB with different homogeneity. The proposed architecture uses four different processing elements to realize adaptive subsampling scheme. Secondly, in order to achieve data reuse and power reduction in memory part, the reference pixels in search window are reorganization into two memory groups, which output pixel data interactively for adaptive subsampling. Moreover, a compressor tree based circuit level optimization is included in our design to reduce hardware cost. Synthesized with TSMC 0.18 um technology, averagely 10 k gates hardware can be reduced for the whole IME engine based on our optimization. With 481 k gates at 110.5 MHz, an 720-p, 30-fps HDTV integer motion estimation engine is designed. Compared with previous work, our design can achieve 39.8% reduction in power consumption with only 3.44% increase in hardware.

1. Introduction

The H.264/AVC video coding standard can achieve superior coding performance than previous standards such as H.261, MPEG-2, H.263, MPEG-4, etc.14) The superiority of this standard is due to many new techniques such as variable block size (VBS), multiple reference frame (MRF), In-loop deblocking filter, context aware binary arithmetic coding (CABAC) and so on. For example, in VBS technique, the block matching process of motion estimation (ME) can be executed on inter modes of 16×16, 16×8, 8×16 and 8×8 modes. In case of 8×8 mode, it can further divided into 8×4, 4×8 and 4×4. So, the ME becomes more accurate, which results in high compression rate. However, the adoption of new techniques also bring about huge computation complexity7), which makes hardware implementation a tough task.

In Ref. 8), it points out that the huge throughput of ME part makes it a must to divide hardwired ME engine into integer motion estimation (IME) engine and fractional motion estimation (FME) engine. In order to have high data reuse and achieve complexity reduction8), the implementation of VBS-IME in hardware is based on 'bottom-up' flow, as shown in Fig. 1. The sum of absolute difference (SAD) of small 4×4 mode is generated at first. The SADs of modes above 4×4 are all based on the accumulation of sixteen 4×4 SADs. In Ref. 2), it analyzes the existing VBS-IME architectures and proposes two efficient IME engines, namely propagate partial SAD (PPSAD) and SAD Tree architectures, for different applications. For high definition television (HDTV), since the contribution of small inter modes (8×4, 4×8 and 4×4) is very trivial, many designers use mode reduction technique which removes the inter modes below 8×8 to save hardware cost and computation5),10). In Ref. 5), it optimizes the previous PPSAD2) architecture and provides a MRPPSAD which can achieve low hardware cost and higher parallelism feature. With improved parallelism feature, the MRPPSAD architecture is competitive to SAD Tree in HDTV application. So far, all the previous works are fixed architectures which do not take the feature of the picture into consideration. In HDTV application, the feature among frames and MBs may vary a lot because of large image size and variation among different scenes. In Ref. 4), it uses Sobel edge detection method to analyze edge infor-
Macroblock Feature Based Adaptive PPSAD Architecture for HDTV Application

In our paper, we propose an edge detection based adaptive partial SAD architecture for HDTV application. The Prewitt edge detection operator is used to classify MB types and subsampling patterns are selected adaptively for homogeneous ones. With this flexible architecture and optimized memory organization, the whole IME’s complexity and power consumption can be reduced. Moreover, a circuit optimization on $8 \times 8$ based processing element array is given out to reduce hardware cost of our design.

The rest of the paper is organized as follows. In Section 2, the impact of subsampling and edge detection on image is analyzed. After that, the edge detection based adaptive subsampling algorithm is given out. Section 3 describes the proposed architecture for adaptive subsampling scheme. The memory organization and circuit optimization are discussed in detail. Section 4 shows the experimental results and comparisons with others’ works. The paper is concluded in Section 5.

## 2. Impact of Subsampling and Edge Detection

In the image processing field, subsampling is a useful technique for both software and hardware. The idea of subsampling algorithm is to use part of candidate pixels to represent the original full pixel image. The are abundant subsampling patterns in software field. However, in hardwired field, comparing with previous standards which do not have VBS feature, the hardware data flow and data reuse problems in VBS based H.264/AVC standard degrade the efficiency of many irregular subsampling or fast motion estimation pattern such as N-queen $^{13}$ and UMhexagon patterns $^{3}$. For VBS-IME engine, many designers prefer directly half or quarter subsampling technique, which apply one subsampling pattern during the whole IME process. Figure 2 is an example of three hardware friendly subsampling patterns and full pixel pattern (pattern 4). Pattern 1 is the quarter subsampling pattern which uses 1 pixel to represent four pixels (surrounding 3 pixels and itself). Pattern 2 and 3 are horizontal and vertical half subsampling respectively. In these two patterns, each pixel represents itself and its horizontal or vertical neighbors. For VBS-IME, the candidate pixels for block matching process are reduced 75% or 50% by adopting pattern 1 or 3. In Ref. 6), it also adopts direct half subsampling in its design. However, the direct subsampling will cause video quality degradation inevitably because of feature loss caused by subsampling pattern. Table 1 shows the video quality comparison between full pixel pattern and direct quarter subsampling pattern. The full search algorithm which has the best video quality is used as a comparison. We use Bjøntegaard $^{1}$ delta PSNR (PSNR$_{BD}$) and delta bit rate (BR$_{BD}$) to analyze the video quality. It is shown that, compared with full search, about 2.19% bit rate increase is caused by direct subsampling in knightsields$^{720p}$ case. For crew$^{720p}$, the bit rate increase is less severe (0.55%). In case of HDTV$^{1080p}$ format, up to 3.54% and 1.70% BDBR gain for Sunflower$^{1080p}$ and Pedestrian$^{1080p}$ respectively. Considering the huge bit rate in HDTV application, such kind of increase is not trivial.

Judging from the real HDTV pictures, there are many MBs in each picture and each MB will have different feature according to the content of image. So, the ‘blind subsampling’ on all the MBs within the frame will consequently increases the bit rate which is a reflection of matching accuracy. It is obvious that, for homogeneous MB which has small pixel difference, the subsampling will not
cause great damage. In case of nonhomogeneous MB, full pixel block matching will ensure accurate ME process. In Ref. 4), it points out that many textures and edges exist in nonhomogeneous MBs and edge detection is useful for MRF-ME process. In Ref. 11), edge operator is used to filter out candidate INTRA modes. In fact, edge detection is also an efficient way to classify MB types.

In our paper, in order to release extra computation and hardware resources incurred by edge detection, we use Prewitt edge operator to generate one gradient value. In Ref. 2), it points out that many textures and edge detection is also efficient way to classify MB types. Moreover, modifications in the memory and architecture levels are also required for the original design in order to have efficient hardware data flow and low power dissipation.

3. Adaptive Propagate Partial SAD Architecture

3.1 System Architecture

Figure 3 is our proposed adaptive subsampling based propagate partial SAD architecture (APPAS). Since the proposed architecture is target for HDTV application, the mode reduction in Ref. 5) is also adopted to save complexity and hardware cost, which means that inter modes below 8×8 is discarded. Compared with fixed PPSAD architecture in Refs. 2) and 5), adaptive subsampling algorithm. Moreover, modifications in the memory and architecture levels are also required for the original design in order to have efficient hardware data flow and low power dissipation.

Firstly, in the previous PPSAD architecture, 64 PEs are grouped together and used to accumulate one 8×8 SADs. In our architecture, the original fixed structure is modified for adaptive algorithm. Figure 4 (a) is the intuitive implementation of adaptive algorithm on previous architecture. PEs with black color are activated or deactivated according to different subsampling patterns. Besides, since the number of partial SADs will vary based on different subsampling patterns, some multiplexors are added into the architecture to enable adaptive feature. For example, when vertical subsampling is adopted, all the PEs represented with triangle, square or grey circle are pattern dependent ones, which will be activated or deactivated according to different subsampling patterns. It is obvious that in the intuitive way, many multiplexors are required, which will intensify the complexity in control logic. The hardware size will also be dilated

\[ G_x(i,j) = \begin{cases} |P(i-1,j-1) + P(i-1,j) + P(i-1,j+1) - P(i+1,j-1) - P(i+1,j) - P(i+1,j+1)| \\ all \ G_x(i,j) < \text{Thr}_{X}, \quad \text{HHMB} \\ |P(i-1,j-1) + P(i-1,j) + P(i+1,j-1) - P(i-1,j+1) - P(i+1,j) - P(i+1,j+1)| \\ all \ G_y(i,j) < \text{Thr}_{Y}, \quad \text{VHMB} \\ |P(i-1,j-1) + P(i-1,j) + P(i+1,j-1) - P(i+1,j) - P(i+1,j+1)| \\ both \ G_x(i,j) < \text{Thr}_{X} \text{ and } G_y(i,j) < \text{Thr}_{Y}, \quad \text{DHMB} \\ \text{Otherwise,} \quad \text{NHMB} \end{cases} \]
Fig. 3 Adaptive propagate partial SAD architecture.

Secondly, besides conventional PE (PE_CONV), extra three different PEs exist in our design, namely PE_DHS, PE_DVS and PE_FPS, which is represented with square, triangle and grey circle in Fig. 4 (a), respectively. Each of these elements are activated or deactivated at different subsampling patterns. In detail, PE_DHS is disabled in horizontal subsampling case and PE_DVS is deactivated in vertical subsampling case. As for PE_FPS, it is only enabled for full pixel block matching situation (NHMB case). For PE_CONV, their status are always ‘ON’ no matter what sampling pattern the system selects. In the detail design, we simply send one disable signal to the PE to be deactivated and the output result of such PE will turn to constant zero. So, under different subsampling patterns, the architecture can enable corresponding PEs for the block matching process. Many absolute difference calculations are saved and power dissipation is reduced in the architecture level consequently.

3.2 Memory Organization

In the memory level, the original memory structure also needs to be modified to improve data reuse. In Ref. 9), it uses a memory overlapping algorithm to fully utilize pixel data loaded from memory. In our design, we divide memory pixels into four types, namely even-row, odd-row, even-column, odd-column, as shown in the left part of Fig. 5. All the square pixels in Fig. 5 are odd-row-odd-column pixel (P_{oo}); the triangle represents even-row-even-column pixels (P_{ee}); for circle and diamond symbols, they are odd-row-even-column pixel (P_{oe}) and even-row-odd-column (P_{eo}) respectively.

In the second step, all pixels are grouped together according to their types. Since there four patterns (including full pixel pattern) in our design, two memory groups are needed to store them. For instance, in case of NHMB and VHMB, the required pixel number (16 pixels per clock) for APPSAD architecture is two times of HHMB and DHMB cases (8 pixels per clock). So, as shown in Fig. 5, two
memory groups, namely Mem_GA and Mem_GB, are used in our design. Each group contains several one-pixel width memory bars.

All the $P_{oo}$ (Part ОО) and $P_{eo}$ (Part EO) are stored in Mem_GA while the other two type pixels (Part OE and Part EE) are stored in Mem_GB. To improve the IO bandwidth utilization and erase bubble clock cycles of PPSAD based architecture$^2$), we further separate each group into 2 sub-group, namely Mem_GA_1, Mem_GA_2, Mem_GB_1 and Mem_GB_2, and apply memory mapping algorithm$^9)$. Figure 6 gives out an example. We assume that search range size is 48 in width (W=48) and 32 (H=32) in height. Last fifteen rows and columns are added for block matching on the boundary parts. One row and column is added for hardware implementation. So, the search window size is (W+16)$\times$(H+16). Based on our pixel classification, the size of each part in Fig. 5, for example Part ОО, is 32$\times$24. As shown in Fig 6, we separate the last 8 rows of each part and apply memory overlapping algorithm$^9)$ on both Mem_GA_1 and Mem_GA_2. So, the clock bubble in PPSAD based architecture is removed. Each memory group contains eight memory bars, which makes 100% IO bandwidth utilization for different subsampling patterns. In our paper, we only focus on the IME’s on-chip memory and do not deal with pixel organization of off-chip frame memory. The original Level C or Level D$^{12}$) off-chip to on-chip data reuse scheme and their corresponding scan order still can be used for the whole encoder system. So, the required off-chip to on-chip memory bandwidth is the same with Level C or Level D scheme. The proposed pixel classification can be done in the encoder’s system level, which is not ascribed to the IME engine’s job.

Thirdly, the data flow of our architecture is different from previous design. Figure 7 is our memory data loading flow for four types of patterns. To simplify the explanation, Mem_GA_1 and Mem_GA_2, Mem_GB_1 and Mem_GB_2 are merged together in our description.

As shown in Fig. 7, there are two stages in HHMB case. In the 1st Stage, the Part_Sel signal chooses data from Mem_GA, which means that only Part ОО and Part EO are the candidate Parts. The pixel data are loaded interactively from these two parts and Mem_GB is set to idle state, which saves power of Mem_GB part. Based on our data organization style, the memory address control is also simplified. The difference of succeeding two addresses is only the height of Part ОО. For example, we assume that there are h addresses in each bar of Part ОО. In 2th cycle, one pixel row at address $m$ of Part ОО is loaded, in the next cycle (2($n+1)$th cycle), another pixel row from Part EO is required for the APPSAD structure based on pattern 2 of Fig. 2. The address of this pixel row will be ($m+h$). The address generation of NHMB case and HHMB’s 2nd
Stage can be traced by analogy. When all the pixels in Part_OO and Part_OE of HHMB case are loaded, it turns to 2nd Stage, during which only Part_EE and Part_OE are candidate parts and power dissipation for Mem_GA can be saved.

For VHMB case, it also consists of two stages. In each clock cycle, both memory groups are activated because the required number of pixels for APPSAD structure is doubled (16 pixels) according to pattern 3 of Fig. 2. Specifically, in 1st Stage, only Part_OO and Part_OE are candidate parts. Two pixel rows are loaded simultaneously from low address to high address cycle by cycle. When all the pixels are loaded, it turns to 2nd Stage, which only requires pixels from Part_EE and Part_OE. The pixel assemble module (PA Module) combines the two rows together and outputs the assembled 16 pixels to the APPSAD architecture.

For DHMB case, since subsampling is adopted both horizontally and vertically, the pixels of different types are loaded one part by one part. So, there are four stages in all. In each stage, the pixel row of specific part is loaded from low address to high address cycle by cycle.

As for NHMB case, only 1 stage exists based on full pixel pattern in Fig. 2. As shown in Fig. 7, in the 2nth clock, the pixel rows from Part_OO and Part_OE are loaded simultaneously. In the succeeding (2n+1)th cycle, two rows from Part_EE and Part_OE are loaded. The whole process continues until all the pixels in the memory are loaded.

Furthermore, for HHMB and DHMB cases, the required number of pixels in each clock cycle is 8, which is half of the VHMB and NHMB cases. So, only one memory group is enabled within each stage and the power consumption of another group can be saved. Therefore, the proposed pixel organization can keep high data reuse while achieve lower memory power dissipation.

3.3 Compressor Tree based Eight Stage Circuit Optimization

The proposed APPSAD architecture can realize adaptive subsampling algorithm by introducing some multiplexors and optimizing previous PE array. The hardware size will also be dilated compared with original PPSAD structure. In our previous work, we adopt circuit optimization to remove the adder within each PE. However, one adder still exists in generating partial result at each stage. In this work, we further improve our previous design by using 4-2 and 3-2 compressors to manually build up our compact architecture. Thus, all the unnecessary adders within each stage are removed.

\[
\begin{align*}
S &= A \oplus B \oplus C \\
ICO &= (A \cdot B) + (A \cdot C) + (B \cdot C) \\
S &= IS \oplus D \oplus ICI \\
CO &= (IS \cdot D) + (IS \cdot ICI) + (D \cdot ICI) \\
S &= A \oplus B \oplus C \\
CO &= (A \cdot B) + (A \cdot C) + (B \cdot C)
\end{align*}
\]
in generating superior structure. In our design, we use these two compressor trees to build up our compact architecture.

**Figure 8** is the library symbol of these two compressor trees. For 4-2 compressor trees (called CMPR42X1), there are five inputs and three outputs. A, B, C, and D represent the 4 input bits data to be compressed. ICI is the immediate carry-out input bit to the following compressor unit. The principle of 3-2 compressor tree (CMPR32X1 in Fig. 8(b)) is similar to CMPR42X1 and logic equation of CMPR32X1 is shown in Eq. (4). The configuration of multiple-bits width input on this design ware is also feasible.

**Figure 4 (b)** is one 8 × 8 PE block of Fig. 3 (left-up 8 × 8 block, for example), the original architecture has 64 PEs arranged in 8 rows (0th to 7th) and 8 columns (0th to 7th). Based on the absolute difference operation, each PE will generate one residue value between reference pixel and current pixel. Like Ref. 5), we do not directly get the result value from each PE. Instead, we only execute the subtraction operation and keep the most significant bit (MSB) and absolute difference result (abs) of each PE. So, like Ref. 5), the adders within each PE are removed in our design. However, as shown in Fig. 4 (b), one adder still exists in each 8 × 1 stage to accumulate not only the partial SAD of the current stage but also the result from upper stage. Considering the 8-stage based APPSAD structure, with the increase of stage, the hardware size and power consumption of these adders become serious. In fact, the adders from the 1st stage to the 7th stage are all redundant and only the final result at the 8th stage is the needed 8 × 8 SAD value. Thus, in our design, we propose a compressor tree based circuit optimization for 8 × 8 based APPSAD structure. For one 8 × 8 PE block in Fig. 4 (b), we have 64 abs (absXY: X=0 to 7, Y=0 to 7) and 64 MSB (renamed as cXY: X=0 to 7, Y=0 to 7) as input data. Here, absXY and cXY represent the abs and MSB value on the Xth row and Yth column of one 8 × 8 PE block. Based on these input data, we manually build up our adder tree circuit to remove all the unnecessary adders within the 8 × 8 PE block. The other three 8 × 8 PE blocks in Fig. 3 are optimized in the same way.

**Figure 9** is the proposed compressor tree based circuit optimization. Here we show the first three stages as an example. Based on the pipeline feature of proposed architecture, the whole 8 × 8 PE array has to be built up in eight compression stages in similar way. The square dot in the graph represents the bit-insert in head, which means that one bit is inserted in the beginning of the byte. For example, in Fig. 9, by using CMPR42X1 to compress the Layer-1 in Stage-1, we obtain two output bytes ([8:1] and [7:0]) and one carry-out bit (ico). Here, ico is the 8th bit of output result; and we name [7:0] and [8:1] as CMPR42X1 S[7:0] and CMPR42X1 CO[8:1] respectively. As shown in the bottom right corner of Fig. 9, we combine the ico with CMPR42X1 S[7:0] to form CMPR42X1 S[8:0] as one input of next compression layer. The square dot is drawn here to indicate this operation. Similarly, the diamond dot in Fig. 9 represents the bit insert in tail, which indicates that the combination of one bit and one byte occurs in the end of this byte. For example, as shown in bottom right of Fig. 9, after the Layer-1 compression of Stage-1, we combine c02 with CMPR42X1 CO[8:1] to form CMPR42X1 CO[8:0] as the input of next compression layer. One diamond
In the Layer-1 of Stage-1, we use two CMPR42X1 to achieve the compression of abs00 to abs07, c00, and c01. In the Layer-2 and Layer-3, a CMPR42X1 and CMPR32X1 compressor are used to output the sum (O1\text{S}[9:0]) and carry out (O1\text{C}[8:0]) of the first stage. In Stage-2 and Stage-3, the circuits are also built on CMPR42X1 and CMPR32X1 based on similar way. From Stage-1 to Stage-7, two registers are used to store temporary results of each stage. An adder is applied at Stage-8 to output the final 8×8 SAD value.

4. Experiments and Comparisons

In this section, experiments and comparisons with other works will be given out. Firstly, we set specification as HDTV 720p@30fps as a case study. The search range is [−64,+63] in width and [−32,+31] in height. Fifteen bottom pixel rows are added for block matching of search points on the last row. One extra pixel row is included for hardware design. The final search window size is 144×80. Figure 10 is the block diagram of whole IME engine based on our APPSAD architecture. Eight parallel APPSAD structures are used and we only adopt one reference frame. The Prewitt edge detector analyzes the homogeneity of input MB. Based on the throughput requirement of our specification, the minimum work frequency is 110.5 MHz. The synthesis result of our design is shown in Table 2. We pick 110.5 and 150 MHz as two synthesis points and
compare with previous designs. The memory is excluded in this table. It is shown that compared with MRPPSAD architecture, the hardware cost of our design is increased by 2.47% for a single PE Array with Cur.MB part and 5.37% for the whole IME engine. Compared with full mode PPSAD and SAD Tree architectures, our design still outweights them in hardware cost because of mode reduction method. Here, compressed tree based circuit level optimization is not adopted. As for the whole IME engine under 110.5 MHz work frequency, our design will incur 25 k gates mainly because of pixel assemble module, and extra control logic.

Secondly, we apply compressor tree based circuit optimization on APPSAD architecture. The optimized result of whole engine which consists of 8-set APPSAD architectures is shown in the second last line of Table 2. About 9 k and 11 k hardware can be reduced for 8 parallel APPSAD architectures under 110.5 and 150 MHz frequency points respectively. So the overall hardware increase of whole IME engine is reduced to only 3.44% compared with MRPPSAD architecture.

Thirdly, we pick two typical HDTV 720p format sequences to test gate level power consumption. Table 3 and Table 4 demonstrates the percentage of four types of MB within first 6 frames. It is shown that spatial homogeneity always exists in video sequences and there are more homogeneous MBs in Crew_720p than Stockholm_720p sequence. Since the HHMB and DHMB cases only have one memory group activated, with higher HHMB and DHMB ratio, more power can be saved in the memory part of Crew_720p sequence. Figure 11 is the power consumption comparison between our work and previous design. In order to make a clear comparison, no speed-up algorithm such as coarse-to-fine search is adopted. The power consumption of SRAM is demonstrated individually besides the whole encoder’s power dissipation. Since we rearrange the reference pixel data into two memory groups and only one memory group is enabled in case of HMHB and DHMB situation, the overall memory power consumption is lower than previous design which use all the memory bars. About 11.6% and 24.9% power consumption in memory part can be reduced for stockholm_720p and crew_720p, which is in accordance with the ratio of homogeneous MBs in two sequences. Apart from memory, the adaptive architecture can also adjust itself for MB with different homogeneous feature, which reduces power consumption in architecture level. Overall, 25.4% and 39.8% power dissipation is reduced for stockholm_720p and crew_720p sequences.

Furthermore, the architecture level’s flexibility in our design is meaningful for power aware system according to different applications. Trade-off between video

![Fig. 11 Power consumption comparison.](image-url)
quality and power consumption can be easily controlled by our proposed APPSAD architecture.

5. Concluding Remarks

The Prewitt edge detection is used to analyze the homogeneity of macroblocks and three hardware friendly subsampling patterns are adaptively selected for the block matching process of integer motion estimation. With adaptive subsampling algorithm, the computation complexity for homogeneous MB is relieved and the video quality is maintained compared with direct subsampling method. The proposed APPSAD architecture realize the adaptive subsampling algorithm by introducing four different processing elements. To improve the data reuse and reduce power consumption, the reference pixels are classified into four types and two memory groups are used. Furthermore, a compressor tree based circuit optimization is proposed in our architecture, which averagely reduces 10k gates hardware for the whole IME engine. Based on our APPSAD architecture, an HDTV 720p@60fps IME engine is implemented with 481k logic gates and it can achieve 39.8% reduction in power dissipation at 110.5 MHz.

6. Acknowledgments and Appendices

Acknowledgments This research is supported by CREST, JST. The research is also supported by the Ambient SoC Global COE Program of Waseda University under the Ministry of Education, Culture, Sports, Science and Technology, Japan.

References

Yiqing Huang was born in 1982. He received the B.E. and M.E. degrees in communication and information engineering from Shanghai University, China in 2004 and 2007, respectively. In 2007, he received the M.E. degree in LSI systems from Waseda University, Japan. He is currently a Ph.D. candidate and a research associate of the Graduate School of Information, Production and Systems, Waseda University, Japan. His research interests include hardware-friendly video coding algorithms and the associated very large scale integration (VLSI) architecture.

Qin Liu was born in Nanjing, China. He received the M.S. degree in software engineering from Nanjing University (NJU), Nanjing, China, in 2006. He is currently pursuing a Ph.D. degree at the Graduate School of Information, Production and Systems, Waseda University. His research interests include video compression algorithms and their VLSI hardware architecture.

Takeshi Ikenaga received his B.E. and M.E. degrees in electrical engineering and the Ph.D. degree in information and computer science from Waseda University, Tokyo, Japan, in 1988, 1990, and 2002, respectively. He joined LSI Laboratories, Nippon Telegraph and Telephone Corporation (NTT) in 1990, where he undertook research on the design and test methodologies for high-performance ASICs, a real-time MPEG2 encoder chip set, and a highly parallel LSI as well as system design for image-understanding processing. He is presently an Associate Professor in the system LSI field of the Graduate School of Information, Production and Systems, Waseda University. His current interests are application SoCs for images, security, and network processing. In particular, he is conducting research on the H.264 encoder LSI, JPEG2000 codec LSI, LDPC decoder LSI, UWB wireless communication LSI, public key encryption LSI, and object recognition LSI. Dr. Ikenaga is a member of the IEICE, IIEEJ and the IEEE.