Journal of Japan Institute of Electronics Packaging

CONTENTS

Preface – The Japan Way in the Coming 50 Years—Land of Spring Wisdom—/ Yasuhiro ANDO

Special Articles / Research Trends of Printable Devices

Intention to the Special Edition / Takao SOMEYA 443

Sinterless Electrically Conducting Patterns Making Technology with Silver Nano-Particle Inks / Shigeki SHINO, Shoji AKAIWA, and Naoya NISHIMURA 444

Wiring Formation by Cu Nanoparticle Ink and the Analogues for Printed Electronics / Yukiyasu KASHIWAGI and Masumi NAKAMOTO 449

Development of Nanoparticle Ink for ITO Transparent Conductive Films / Masato OHSAWA, Susumu SAKIO, and Kazuya SAI TO 453

Development Trend of the Flexible Printed Circuits by Printing Technology / Kanuyuki OZAKI 460

Printed Flexible Devices / Toshihide KAMATSU 466

Low Temperature Wiring for Printed Electronics / Kohta SUGANUMA, Masaya NOGI, Xinting JIU, Hirotake T.printf, and Tepe ARAKI 471

2011 JIEP Award – Technical Development

Development of EMI Rule Check Tool for Supporting Printed Circuit Board Layout Design / Takashi HARADA, Manabu KUSUMOTO, and Takahiro YAGUCHI 477

Application of Percolation Theory and Development of High Conducting Material in a Compound Thermal Component / Kenji MONTEN, Yoshitaka OKAJIMA, and Katsunori YASHIMA 485

Technical Papers

Diplexers Using Wide-Band Filter in LTCC Substrate and SAW Filter / Tatsuya KATSUTOMO, Naotaka OSHIMA, Ryoji MURATA, Hiroshi EBIHARA, and Koji WADA 492

High-Frequency Transmission Characteristics of the Interconnects Stacked into the 3D IC Configuration / Yoichiro KURITA, Norikaz KOTOHASHI, Satoshi MATSUI, Koji SOJIMA, Shuhei AMAKAWA, Kazuya MASU, and Masayuki KAWANO 501

Development of Fabrication Process for Large-Displacement Polymer MEMS with Stacked Movable Structures Based on Hot Embossing and Polishing / Satoshi AMAYA, Viet Dzung DAO, and Shunsuke SUGIYAMA 507

Reduction of Plating Time for Through Silicon Via (TSV) by High-Speed Solution Flow Plating Method and Texture Investigation of the TSV / Hiroyuki KADOTA, Atsushi KANNO, Masahiko ITO, and Jin OHUCHI 513

Tutorial Series – The Basic Concept, Standard Structures and Fabrication Technologies of Through Silicon Vias

TSV Fabrication Technology–(2) Conductor Filling in Vias and Bump Electrode Formation / Seiichi DENDA 519

News

Group Member List 528

Announcement 530

"