A Fast, Cycle-accurate Space Processor Emulator
Based on a Dynamic Binary Translator*

Jong-Wook CHOI1) and Byeong-Gyu NAM2)

1)Satellite Flight Software Department, Korea Aerospace Research Institute, Daejeon 305–806, Korea
2)Department of Computer Science and Engineering, Chungnam National University, Daejeon 305–764, Korea

For many years, flight software (FSW) has been developed and verified using real hardware-based software test beds (STBs). Even though the STB presents the best real-time behavior of the FSW, it has a number of drawbacks such as very long delivery time for the target hardware, frequent changes in hardware configurations, and limited concurrent access to the STB. Therefore, software-based satellite simulators have been developed from the start of a project to overcome the restrictions and limitations imposed by the STB. They enable the development of FSW to progress in parallel with developing the target hardware from the initial phase of the project. In this approach, the processor emulator is the essential component of the satellite simulator, but its interpretation-based approach cannot meet the real-time requirements as the clock speed of the emulation target increases. In this paper, we discuss the design and development of a high-performance and cycle-accurate space processor emulator based on a just-in-time (JIT) dynamic binary translation (DBT) scheme. We also present a solution for self-modifying code emulation which is essential for satellite software but has been a limiting factor in the DBT scheme.

Key Words: Dynamic Binary Translation, Emulator, Simulator, Flight Software, ERC32, LEON2

Nomenclature

DBT: dynamic binary translation
BB: basic block
TB: translation block
TC: translation cache
EM: emulation manager
SPC: source program counter
TPC: target program counter
FSW: flight software

1. Introduction

The importance of on-board flight software (FSW) in satellite missions is growing depending on the complexity and diversity of the mission. For many years, FSW has been developed and verified using the software test bed (STB) environments based on real hardware at the Korea Aerospace Research Institute (KARI). During the development of FSW on the STB, we have experienced many annoying problems such as delayed delivery of target hardware, limited concurrent access to the STB from software engineers, and the time and cost to create multiple STBs for different satellites. Thus, software-based satellite simulators are now developed from the beginning of a satellite project to avoid these issues.

The software-based simulator enables the FSW to be developed concurrently with the satellite hardware from the initial phase of a project. It simulates the on-board computer (OBC), I/O modules, avionics and payloads. It can easily be deployed and adapted when changing hardware configurations and supports debugging and testing of the FSW. Moreover, the FSW can be loaded into a simulator without any modifications and tested faster than when using real hardware.

The processor emulator is one of the essential parts in a satellite simulator, emulating guest processors such as the ERC321) and LEON2-FT2,3) (Fault Tolerant), the most dominant processors in space science. The prior emulator for the ERC32, laysim-erc32,4) adopted an instruction-level interpretation method and allowed faster-than-real-time (FTRT) simulation due to the slow target CPU running at 20 MHz. The next processor emulator (i.e., laysim-leon2) for the LEON2-FT based on the interpretation method, cannot run in real-time due to the architectural complexity of LEON2-FT and higher clock speed of the processor, which can reach 100 MHz.

In this paper, we present a high-performance processor emulator, laysim-dynamic binary translation (DBT), to support real-time simulations for the high-performance processor LEON2-FT. It supports cycle-accurate simulations for system-level simulation with a real-time operating system (RTOS) and embedded peripheral devices. It also provides a solution for the self-modifying code problem, which is a potential problem of the DBT.

The proposed laysim-DBT has the following three features. First, it improves the performance of the laysim-DBT through just-in-time (JIT) DBT by minimizing helper functions and maximizing translation block chaining. The helper functions are C routines called from the translation cache (TC) to support complicated target instructions. Translation block chaining links the translation blocks (TB) to each other instead of branching to the emulation manager.

© 2015 The Japan Society for Aeronautical and Space Sciences
*Received 26 May 2014; final revision received 4 September 2014; accepted for publication 23 October 2014
The DBT is an effective technique to achieve fast simulations of instructions in target machines such as the ERC32 and LEON2 on a host machine like the x86. The DBT translates blocks of guest code into host code during run time and stores them in a code cache. Once the guest code blocks are translated, they can run on a host platform using its native code, greatly improving performance over the interpretation method. Second, the laysim-DBT updates the number of cycles used by the basic blocks (BB) under a static cycle-approximate model for cycle accuracy. It checks every trap cycles used by the basic blocks under a static cycle-approximate model for cycle accuracy. It demonstrated a cycle accuracy of 95.49% with a ±8% error margin compared to TSIM-ERC32, which is a cycle-true emulator of the ERC32.

We evaluated the performance of the laysim-DBT and compared the cycle accuracy with TSIM-ERC32, laysim-erc32 and QEMU laysim-erc32 using various embedded benchmarks such as Dhrystone v2.1, Whetstone, Standford, EEMBC CoreMark and MiBench. The laysim-DBT simulation proved to be 8.72 times faster than TSIM-ERC32 and 1.56 times faster than QEMU laysim-erc32 despite its cycle accuracy. It demonstrated a cycle accuracy of 95.49% with a ±8% error margin compared to TSIM-ERC32, which is a cycle-true emulator of the ERC32.

The rest of this paper is organized as follows. Section 2 introduces the motivation for introducing the new processor emulator and history of our processor simulators. In Section 3, we present our processor emulator, laysim-DBT, described in detail, and performance and cycle comparisons are presented in Section 4. Section 5 briefly introduces our simulator and shows its performance at the simulator level. Finally, we offer a conclusion in Section 6.

2. Emulator/Simulator for Space Processors

The processor in an OBC is responsible for performing the FSW, which controls the satellite and accomplishes missions to be loaded and executed. It is specially designed to be operated in a space environment. The RAD750, based on IBM’s PowerPC 750, is used as the OBC by the National Aeronautics and Space Administration (NASA). In the case of the European Space Agency (ESA), the ERC32 processor (SPARC v7 with FPU and embedded peripherals) has been used as main processor. Additionally, the LEON2/3 processor based on SPARC v8 has been developed and used for next-generation satellites. Currently, satellites being developed by KARI use the ERC32 and LEON2-FT processors in their OBCs.

2.1. Space processor emulator

The methods of emulating the processor can be categorized into two major ways: interpretation and dynamic binary translation. Interpretation is a widely used method for cross-platform program execution. It fetches an instruction from guest executable codes, decodes it to the host platform such as a x86 machine and then executes it. So it has a large overhead for every converting instruction, and it is very hard to meet the real-time performance when the system is running on a high speed clock. But this method is relatively easy to implement and provide cycle-true emulation of the guest platform. DBTs such as QEMU, CrossBit and ArcSim take a different approach. Blocks of guest instructions are compiled to host instructions JIT as they are encountered and stored in a TC. When the same block is encountered again, the precompiled block is retrieved from the TC and executed. This enables a remarkable performance enhancement of approximately 5- to 10-fold compared to the interpretation emulator. However, DBTs do not support any mechanism for instruction cycles.

Most ERC32/LEON2 processor emulators have been developed and used by ESA and partner companies, whereas only TSIM-ERC32/LEON2 (Aeroflex Gaisler) is sold as a commercial version. But the interpretation-based LEON2 processor emulator cannot meet the real-time simulation speed because of the high performance of the LEON2 processor, which has a performance rating that is 3–5 times higher than the ERC32. The TSIM emulator, which uses the interpretation method, peaks at approximately 30 DMIPS (Dhrystone MIPS), while the Atmel AT697F/LEON2-FT processor can deliver 86 DMIPS. Our AT697F development board also shows the same results. To resolve the performance bottleneck, ESA and Aeroflex Gaisler developed the hardware-based LEON2 emulator, TSIM-HW, and the University of Coimbra undertook a study for ESA to investigate the dynamic translation of the LeonVM. Scisys UK adapted QEMU to allow it to be used to emulate the ERC32 and LEON2 processors using instruction cycle counting, and used it for the GALILEO Constellation Simulator. Covertura/GNATemulator, which is an extension of the QEMU for ERC32/LEON2, is used at AdaCore for software development.

2.2. History of our emulator/simulator development

Our first KOMPSAT-FSS (flight software simulator for Korea multipurpose satellites) used the TSIM-ERC32 as the processor emulator, and VASI ASIC, various controllers and memories were implemented in external interfaces of the TSIM-ERC32. When the FSW accesses external registers or memories, TSIM-ERC32 calls the external emulation function of the KOMPSAT-FSS according to access address and type. However, it is difficult to modify the emulator core and add functions to the TSIM-ERC32 for simulating a number of FPGA/ASIC in the OBC when developing the the KOMPSAT-FSS using a TSIM-ERC32. We were also met with a variety of difficulties when trying to establish debugging interfaces for monitoring registers and variables in real time. We needed to remove the constraints and dependencies of the TSIM for domestic satellite development.

After construction of the first KOMPSAT-FSS, we developed a new ERC32 processor emulator, laysim-erc32, to resolve those problems and be a substitute for the TSIM-ERC32. The laysim-erc32 is a graphic user interface (GUI)-based, cycle-true emulator based on interpretation and includes the embedded source-level debugger. We integrated the laysim-erc32 into the second KOMPSAT-FSS,
and it was used as the formal simulator for FSW development and as the ground operation simulator. The performance of the laysim-erc32 was slightly lower compared to the TSIM-ERC32 due to the overload of GUI processing, but it provided significantly better environments for the FSW developers.

We developed another ERC32/LEON3 processor emulator, QEMU laysim-erc32leon3, based on QEMU to fulfill the real-time simulation of a high-performance processor. QEMU laysim-erc32leon3 has a simulation speed that is 8.64 times faster than the TSIM using the Dhrystone benchmark. The high performance of the QEMU laysim-erc32 will be a big advantage to guarantee the performance of satellite simulators. However the QEMU laysim-erc32leon3 is not a cycle-accurate model, rather a functional emulator, because it relies on a host clock without instruction cycle counting. Therefore, it cannot emulate cycle accuracy, which leads to issues with the guest processor clock and I/O timing. So, it is inappropriate to run FSW, which has time-constrained attributes.

After our experience with processor emulators and simulators, we decided to develop a new processor emulator based on the DBT from scratch to overcome all shortcomings of prior emulators; performance limitations of interpretation emulators and the absence of cycle counting of QEMUs.

3. The Design and Development of laysim-DBT

Although DBT is an attractive technology, the technology itself is very complex and difficult to implement, requiring a lot of manpower and material resources. Nevertheless, the laysim-DBT is inevitable required to develop, test and verify FSW, and it can resolve all drawbacks of prior emulators.

The aims of the laysim-DBT are to achieve high performance, be cycle accurate, and resolve self-modifying problems. The first strategy for improving performance is to use DBT. The DBT engine generates a host x86 TB from the guest ERC32 BB without intermediate representation (IR) on run time. To enhance the performance of the DBT engine, it minimizes helper functions, which are C routines called from the TC for emulating complicated target instructions to avoid function call overload. Additionally, it maximizes TB chaining without self-chaining by jumping to the next TB directly and increasing speed of processing, which avoids switching back to the EM. Furthermore, of course it uses multi-threading for other avionics equipment simulators.

The second strategy for cycle accuracy is to calculate the BB instruction cycles with a static cycle-approximate model considering a conditional branch and trap case during every translation. After execution of the TB, it updates execution cycles, and checks every trap condition for precise trap supporting and interrupt conditions for fast interrupt handling.

The last strategy for self-modifying code is to use shadow memory, which reflects the translation status to resolve the side effect of using VirtualProtect() in Windows.

3.1. Architecture of laysim-DBT

The laysim-DBT was developed using the GNU compiler 4.6.2 and GTK 2.22.1 library for the GUI, so it can be built and executed on Windows and Linux platforms without any modification. laysim-DBT can be divided into several parts as depicted in Fig. 1.
The EM controls all operations of processor emulation. The DBT module is responsible for generating native codes from guest codes. During execution of a TB in the TC, the TB can directly access guest registers and memory on behalf of state mapping. The helper functions called from the TB support complicated guest instructions and can communicate with the simulator via I/O access. The cycle module maintains the simulation time and reflects instruction execution time to it. It also handles the timer devices of the processor and invokes timer interrupts on expiration. The time event module services timed-events in the event table. The interrupt module checks interrupt conditions and manipulates the interrupt controller of the processor. All synchronous and asynchronous traps (interrupts) are handled by the trap module. The code cache holds the blocks of code translated by the DBT engine, and the source program counter (SPC)-to-target program counter (TPC) map table provides a way of indexing into the code cache implemented as a hash table. The shadow memory has the status of translating guest memory to check self-modifying conditions.

3.2. Emulation manager

The laysim-DBT does not use an interpretation mode, but rather generates native host codes directly using the DBT engine like the QEMU. Advanced control is provided by the EM, which is part of the runtime support. The workflow of the EM is as follow:
1) Get the SPC of the first instruction in the next BB.
2) Calculate hash index using the SPC and check whether its corresponding TPC exists in the SPC-to-TPC map table.
3) If a TPC exists in the map table, it indicates that the BB has already been translated as the TB stored in the TC, which then branches to the TPC and executes the TB; otherwise, jump to 4).
4) If a TPC is missed in the map table, then
   a) Update the map table
   b) Generate Prologue
   c) Invoke the translator to generate a TB from the BB, and store it to the TC
   d) Generate Epilogue
   e) Branch to the TPC and execute the TB
5) After execution of the TB, time operation is processed to update and service the timed events.
6) Then the pending interrupt and trap are serviced by Interrupt/Trap modules.
7) To speed up execution, chaining operation for TBs is performed using a machine jump instruction.
8) Finally, it handles the retranslation condition, which flushes the TC, map table and shadow memory to resolve the self-modifying problem.

The EM executes steps 1)–8) repeatedly as shown in Fig. 2.

3.3. State mapping

State mapping refers to mapping the register and memory of the guest to the host address space. In the host address space, guest registers can be mapped to the host registers or register context block in memory, where the guest code and data are mapped into the host memory. For register state mapping, if the number of host registers is larger than the guest, it becomes an easier to implement by mapping all of the guest registers into the host registers for the duration of emulation. But if the number of host registers is insufficient, then frequently used guest registers are mapped to host registers and the unmapped registers must be mapped to a register context block in the host’s memory.

In our system, the ERC32/LEON2-FT is the guest and x86 is the host. The SPARC instruction set architecture (ISA) has more registers than the x86 ISA, so the guest registers must be mapped to the register context block in the host. The edx register of the x86 is used to point to the guest register context block, which is allocated in the host memory, and other x86 registers are used by the DBT engine. During execution of the load/store instructions, the guest memory address can be accessed by the combination of host register, ebx register, which holds the base address of the guest memory, and eax register, which has the offset. Figure 3 shows the guest register context block for the ERC32, which consists of IU registers, control registers, FPU register, ERC32 system registers, and variables of DBT for operation. This context block is used in the TB for execution, and all emulator modules share it.

3.4. DBT

The DBT engine of QEMU and CrossBit uses two-phase translation: in the first phase, it translates one BB of guest code into machine-independent IR, then it translates IR to
the specific host TB while optimizing and profiling the IR. This strategy is for a multi-platform DBT engine and can apply various optimization techniques, but translation overload is inevitable. For the laysim-DBT, it directly generates the host TB from guest BB without IR to support faster translation and easy optimization. Our evaluation result shows the time of translation is really a small portion (0.132%) considering all execution time.

3.4.1. Construct BB

The DBT engine translates one block of guest code at a time, the natural unit for translation is a BB. BBs are determined by the actual flow of a program as it is executed. It always begins when the instruction is executed immediately after a branch or jump, and ends with a delay instruction at the next branch or jump except annulled branch instructions.

Figure 4 shows an example of constructing BBs. On first execution, if argument \( a \) is less than \( b \), then the DBT engine constructs three BBs by execution flow and translates them to three TBs. On second execution, if argument \( a \) is bigger than \( b \), then the DBT engine constructs two new BBs although BB #5 is a subset of BB #3 because of the code discovery.

3.4.2. DBTs of laysim-DBT

The EM triggers the DBT engine to generate a TB from a BB on miss after checking the map table with the TPC. Figure 5 shows DBT operation with a BB from the ERC32 RAM start-up code. First the DBT engine generates the prologue to be called from the EM using macros automatically and stores it to the TB. Then it starts to decode BB instructions, translates them to the TB, and calculates the execution cycles of the BB based on the static cycle model during runtime. The address of the ERC32 register context block is allocated to the \( edx \) register of the x86, and the \( eax \), \( ebx \) and \( ecx \) registers are used for emulation. In the case of guest jmp instruction, it may cause a trap on the mis-aligned 32 bit address. Therefore, the DBT engine generates the logic for checking the memory alignment, which sets the trap number, updates the total execution cycles and returns to the EM under trap conditions. Finally, the epilogue is created to update the PC/nPC of the guest. It is then finished with increments of instruction cycle counts, and returning to the EM.

All translated codes are stored in the TC as illustrated in Fig. 6. The TB consists of 28 native x86 instructions with the prologue and epilogue. The delay nop instruction, followed by jmp of the BB is not translated, but increases the number of the instruction cycles. If the instruction followed by the branch is not a delay nop instruction, it is also translated. During execution of the TB, if a trap occurs due to a mis-aligned address, control is transferred to the EM by returns and then the EM handles the trap using the trap module. This enables precise trap handling by the DBT.

3.4.3. Fast interrupt and precise trap handling

The SPARC architecture supports three types of traps; synchronous, floating-point and asynchronous. Synchronous traps are caused by hardware responding to a particular instruction or by a Ticc instruction, and they occur during the instruction that caused them. Floating-point traps caused by FP instruction occur before the instruction is completed. Asynchronous traps (interrupt) occur when an external event interrupts the processor such as timers, UART and various controllers. The trap module handles all trap operations according to the SPARC trap mechanism.

The EM checks the pending interrupts in the interrupt pending register of the processor for fast interrupt handling after every TB execution. These interrupts come from embedded processor peripherals, or external devices in the simulator. These interrupt events, except timers, are registered as timed events in the event table by the time event module. The interrupt, which is recorded in the event table, can be delayed...
until the end of TB execution if the event time is the start of the TB. However, this delayed time can be negligible because the interrupt is not associated with any particular instruction, and there is an acceptable response latency before control is transferred to the interrupt handler.

Precise trap handling is the ability of the guest processor to identify which instruction caused a fault during execution of the TB. To resolve the trap mechanism, the PC/nPC of the guest where the trap occurred must be recognized by the EM. In the laysim-DBT, whenever it translates a trappable instruction, it updates the PC/nPC at the start of each instruction, which is illustrated at the start of the jmp instruction in Fig. 6. If a trap occurs during execution of the TB, control is transferred to the EM after updating current cycle counts without executing remaining instructions in order to not change the state of the guest.

### 3.4.4. Enhance performance of the DBT engine

To improve the performance of the DBT engine, there are many optimization schemes, such as TB chaining, super block, and code optimization based on dynamic profiling. We adopt two methods for enhancing the performance of the DBT engine: minimizing helper functions and maximizing TB chaining.

Minimizing the helper functions removes the overload of functions called from the TB, which is saving all of the registers to the stack, pushing the function arguments to the stack, incrementing the stack pointer, and restoring the registers from the stack. We applied this method to memory read/write instructions such as ld, st, and swap, and integer condition code (icc) modification instructions such as addcc, subcc and xorcc, and so on. After all of the helper functions of the laysim-DBT are minimized into only eight functions for the floating point unit (FPU) status check, FPU exception check, wrprsr, restore, rett and save instructions, and I/O read/write operations.

When the read/write instruction is decoded, the DBT engine adds the check logic for RAM address and directly accesses the RAM instead of calling the memory read/write helper functions at the time of RAM access, as shown in Fig. 7. This scheme improves the performance of the DBT engine by 5.9–9.2% compared to the baseline, which does not apply any enhancement schemes.

The icc modification instructions update condition codes in the processor status register (PSR) according to execution results, and these condition codes are tested by conditional branch instructions such as ble, bl and bgu. The DBT engine uses x86 status flags for reflecting the SPARC icc, because the SPARC condition codes (i.e., carry (C), zero (Z), negative (N) and overflow (O)) are equivalent to the x86 EFLAGS (i.e., carry (CF), zero (ZF), sign (SF) and overflow (OF)). During translation of icc modification instructions, the DBT engine adds the setcc instructions (i.e., setc, sets, sete and seto) for updating the SPARC condition codes. This method also helps to simply the checking condition code logic of the conditional branch instructions. This scheme improves the performance of the DBT engine by 19.7–24.5% for IU operations and 18.6–24.1% for FPU operations with RAM direct access as compared to the baseline.

Another strategy for improving performance is to maximize TB chaining. The DBT engine continuously fetches new TBs by querying the TC or translating a BB from the guest. Although cache querying is less expensive than translating the same block over and over again, it is still slow. The TB chaining links TB directly to another TB instead of branching to the EM at the end of execution to further speed up performance. The EM checks to see if the successor BB was already translated after completion of execution. If it has not yet been translated, then the EM patches the epilogue to jump to the next TB body followed by the prologue to be allocated by the translator. If the successor BB was already translated, then the EM retrieves the TPC of the successor block from the map table and sets up a link to the successor block by overwriting the epilogue with a direct jump to the successor BB. The EM does not allow self-chaining to prevent the internal loop by checking self-tagging in the map table. This method also greatly improves the performance.
about 29.6–43.9% for IU operations and 13.9–20.8% for FPU operations.

3.4.5. Self-modifying code

Self-modifying code means the modification of an original guest code that was already translated to the TB during translation by itself. This poses potential problems when the DBT is used, because the code actually being executed is a translated code, not the original guest code. When this happens, the TB in the TC no longer corresponds with the modified guest code. To resolve the self-modifying code problem, many DBT systems set the original guest code region as write-protected by the runtime using system calls such as the mprotect() of Linux or VirtualProtect() of Windows. Any attempt to write a page in the protection area will be trapped and a signal is sent to the EM. Consequently, all of the TCs, or the TC corresponding to the modified page, will be flushed, and the EM will start retranslation.

But we have experienced the side effect of VirtualProtect()//mprotect() when using linear TC; it is possible to change the protection attributes per page when the minimum size is 4 KB in the x86 architecture. Our guest, RTOS, is VxWorks 5.4, where the code and data of the kernel are mixed in the task control block (TCB) area. Any change of data in the TCB by VxWorks is misleading, invoking retranslation as recognition of the self-modifying code. This problem is overcome by using the shadow memory, which reflects corresponding memory that has been translated without using system call. During translation, instruction fetch sets the corresponding address of the shadow memory. If a RAM write instruction is decoded, the DBT engine adds the check logic to determine whether or not write address has already been translated using the shadow memory. If a self-modifying case is detected, then the EM will initialize the TC, map table and shadow memory, and start retranslation. Although this mechanism can solve the problem of self-modifying code regardless of the host operating system, it leads to the degradation of performance. In the laysim-DBT, it shows less than 2.72% loss of performance for IU operations and 1.165% for FPU operations. However, this situation can be disregarded considering the performance enhancement discussed in Section 3.4.4.

4. Experimental Result of laysim-DBT

In this section, we evaluate the performance of the laysim-DBT and check the cycle accuracy using various embedded benchmarks. We choose Dhrystone v2.1, Whetstone, Stanford, EEMBC CoreMark and MiBench. All benchmarks were compiled for ERC32 using LECCS 1.2.2). Based on GCC 3.2.3 and for LEON2 using BCC 1.0.43). Based on GCC 4.4.2. All measurements were performed using an Intel Core i7 CPU 870, processing speed of 2.93 GHz, quad-core with hyper-threading enabled on Windows 7 Enterprise x86 64 bit computer except for QEMU laysim-erc32, which was done on a Fedora 14 Linux system.

First, we measured the performance of real processors and compared the execution times of TSIM-ERC32, laysim-erc32, QEMU laysim-erc32 and laysim-DBT (baseline) using Dhrystone, as shown in Fig. 8. Only QEMU laysim-erc32 and laysim-DBT (baseline) were able to meet the real-time performance of the LEON2-FT processor. QEMU laysim-erc32 was 1.64 times faster than the laysim-DBT (baseline), which did not have any enhancement schemes.

After that, we measured the execution time of the laysim-DBT by applying the performance enhancement techniques and self-modifying code detection. Figure 9 shows the trace of Dhrystone integer performance compiled with optimization level 0–3. After applying RAM direct access, performance improves about 4.8–9.2%. Removing the helper functions of the icc instructions increases speed about 19.8–20.7% compared to the former result. The TB chaining boosts performance substantially, about 29.6–43.9%. The detection of self-modifying code slows it down slightly, less than 2.72%. After all, the final performance of the laysim-DBT is 11.23 times faster than TSIM-ERC32 and 1.43 times faster than QEMU laysim-erc32 on Dhrystone.

The comparison of floating-point performance using Whetstone benchmarking, as shown in Fig. 10, indicates a performance enhancement of over 39.9% compared to the baseline. The final performance of the laysim-DBT shows that it is 6.54 times faster than TSIM-ERC32 and 1.71 times faster than QEMU laysim-erc32 on Whetstone (double-precision). Unlike the results for integer performance, the baseline of laysim-DBT performance is higher than that of QEMU laysim-erc32. This is because QEMU uses many helper functions for floating-point operation from the math
library, whereas laysim-DBT does not use a math library and generates x87 instructions using the DBT engine for floating-point instructions.

Figure 11 shows a comparison of relative performance for all benchmarks as a reference using TSIM-ERC32. The laysim-DBT consistently outperforms QEMU laysim-erc32, although it provides cycle accurate emulation by cycle counting. Finally, on average the laysim-DBT is 8.62 times faster than TSIM-ERC32 and 1.56 times faster than QEMU laysim-erc32 for all cases.

Next, we compare the total cycles computed using a laysim-DBT-adopted static cycle-approximation model to that of the TSIM-ERC32, which is a cycle-true emulator of the ERC32 processor, and that of the laysim-erc32, which is our cycle-true emulator, whereas the QEMU laysim-erc32 does not support instruction cycles. The cycle accuracy of the laysim-DBT is 95.49% with a ±8% error margin as shown in Table 1.

The cycle accuracy of the laysim-DBT satisfies the time attribution of our FSW. The deviation in cycle accuracy is due to the static cycle-approximate model, although a more detailed cycle counting method such as pipeline lock-up, annul or register dependency may improve the cycle accuracy. However, this would lead to laysim-DBT performance loss.

We also evaluated the execution of RTOSs such as VxWorks 5.4, RTEMS and eCOS. All RTOSs worked correctly under the laysim-DBT, and their self-modifying operation, which is common in a RTOS, was properly treated without causing any additional loss in DBT performance.

### 5. Performance of KOMPSAT-FSS with laysim-DBT

Integrating the laysim-DBT with our KOMPSAT-FSS, as shown in Fig. 12, can be done easily as compared to the laysim-erc32 owing to using the same external interfaces. KOMPSAT-FSS simulates all features of the OBC, I/O modules, power control and distribution unit, sensors and actuators, and payloads. It can directly load and run the FSW without any modification, and process uplinked command and downlink telemetries as low-rate, high-rate or playback mode through the virtual RF interfaces. It also provides an error injection function, variable trace function, and thermal control functions, which are difficult to test on real hardware.

For FSW development and testing, it provides a virtual network connected to Tornado IDE, which is the framework of FSW development. If target server of the Tornado is connected to KOMPSAT-FSS, the FSW can be downloaded dynamically, debugged, executed, and monitored and checked.

<table>
<thead>
<tr>
<th>Benchmarks</th>
<th>Total cycles and cycle accuracy</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>TSIM-ERC32</td>
</tr>
<tr>
<td>Dhrystone</td>
<td>633,639,362</td>
</tr>
<tr>
<td>Whetstone SP</td>
<td>2,092,189,460</td>
</tr>
<tr>
<td>Whetstone DP</td>
<td>2,443,432,999</td>
</tr>
<tr>
<td>Stanford</td>
<td>37,118,286</td>
</tr>
<tr>
<td>CoreMark</td>
<td>286,125,763</td>
</tr>
<tr>
<td>MiBench.qsort</td>
<td>103,742,892</td>
</tr>
<tr>
<td>MiBench.dijkstra</td>
<td>399,444,134</td>
</tr>
<tr>
<td>MiBench.basicmath</td>
<td>292,667,095</td>
</tr>
</tbody>
</table>

Fig. 10. Improved floating-point performance tracing.

<table>
<thead>
<tr>
<th>Benchmarks</th>
<th>Total cycles and cycle accuracy</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>TSIM-ERC32</td>
</tr>
<tr>
<td>Dhrystone</td>
<td>633,639,362</td>
</tr>
<tr>
<td>Whetstone SP</td>
<td>2,092,189,460</td>
</tr>
<tr>
<td>Whetstone DP</td>
<td>2,443,432,999</td>
</tr>
<tr>
<td>Stanford</td>
<td>37,118,286</td>
</tr>
<tr>
<td>CoreMark</td>
<td>286,125,763</td>
</tr>
<tr>
<td>MiBench.qsort</td>
<td>103,742,892</td>
</tr>
<tr>
<td>MiBench.dijkstra</td>
<td>399,444,134</td>
</tr>
<tr>
<td>MiBench.basicmath</td>
<td>292,667,095</td>
</tr>
</tbody>
</table>

Fig. 11. Overall relative performance comparison.

©2015 JSASS 177
for time-based FSW behavior. All of the test activities for the FSW, such as unit testing, integration testing and verification testing can be performed under KOMPSAT-FSS, because all of these development environments are identical to those of real hardware thanks to the processor emulator.

The performance of KOMPSAT-FSS can determine the rate of downlink telemetry, which is only transmitted every second in real hardware after the end of FSW operation. Table 2 shows a comparison of performance at the simulator level. KOMPSAT-FSS with TSIM-ERC32 and laysim-erc32, which use an interpretation method, can transmit two telemetries per every second, which means they can accelerate the speed of simulation twice at the most. On the other hand, KOMPSAT-FSS with laysim-DBT can downlink 28 telemetries per second, which is 14 times faster than the previous results.

This increase in simulator speed is highly beneficial for software engineers when testing and verifying the FSW, and ground operations to schedule missions and predict the long-term results.

6. Conclusion

This paper presents the design and development of a high-performance and cycle-accurate space processor emulator for satellite simulators, and suggests a solution for the self-modifying problem. High performance is achieved using dynamic binary translation with enhancement schemes by minimizing helper functions and maximizing translation block chaining without self-chaining. For the cycle accuracy, the laysim-DBT updates the number of elapsed cycles of the basic block using a static cycle-approximation model. It considers the difference in cycle counts during branch hit/miss and trapping, and supports precise handling of trapping and fast interruption. The use of shadow memory solves the problem of self-modification with acceptable execution latency, regardless of the host operating system.

A performance evaluation shows that the laysim-DBT meets the real-time performance of a LEON2-FT processor, and that is consistently outperforms the QEMU laysim-erc32. Especially, KOMPSAT-FSS integrated with the laysim-DBT can accelerate simulation speed to 14 times that of the previous simulators. The cycle accuracy of laysim-DBT is 95.49% with a ±8% error margin, which satisfies the time attribution of our flight software.

Currently, KOMPSAT-FSS packaged with the laysim-DBT is being used for all lifecycles of flight software development, maintenance of flight software after launch, and ground operations.

Byeong-Gyu Nam is a professor in the Department of Computer Science and Engineering of the Chungnam National University, Korea. He can be contacted at: bgnam@cnu.ac.kr

References
7) The Embedded Microprocessor Benchmark Consortium: CoreMark,


K. Yamada
Associate Editor