SUMMARY Cognitive radio and/or SDR (Software Defined Radio) inherently requires multi-band and multi standard wireless circuit. The circuit is implemented based on Si CMOS technology. In this article, the recent progress of Si RF CMOS is described and the reconfigurable RF CMOS circuit which was proposed by the authors is introduced. At the present and in the future, several kind of Si CMOS technology can be used for RF CMOS circuit implementation. The realistic RF CMOS circuit implementation toward cognitive and/or SDR is discussed.

key words: CMOS, reconfigurable RF circuit, cognitive radio

1. Introduction

Many kinds of wireless communication standards have become commercially available and currently in use, e.g., WLAN, Bluetooth, GPS, DTV, and RFID. Multi-mode mobile phone has become popular; the 3-band cellular phone is available at present time and 6-band cellular phone is expected to be realistic with in several years. In the concept of "Cognitive Radio," wireless terminals communicate using the frequency band and/or the standard that are not being used [1], [2]. Although there remain the license issues, the cognitive radio is expected to enhance the frequency usage efficiency. The cognitive radio inherently requires the multi-band/multi-mode wireless circuits. The concept Software Defined Radio (SDR) [2] presents that the RF/baseband circuit should operates depending on the software or control unit. Ultimately one circuit module can modulate and/or demodulate the various kind wireless standards.

Recent progress of Si CMOS LSI performance can enables the implementation of GHz range RF circuit, so that the commercial wireless equipment are implemented using Si CMOS. Reconfigurable RF CMOS circuit is one hardware solution for SDR and/or cognitive radio.

This paper describes (1) the recent progress of Si CMOS technology featuring the RF characteristics, (2) reconfigurable RF circuit and some circuit blocks. Finally, realistic RF CMOS implementation toward SDR and/or cognitive radio is discussed.

2. Si RF CMOS Circuit

Si CMOS has been miniaturized and exhibited the performance improvement based scaling law. Impact of miniaturization is not only performance improvement but also chip area reduction, resulting in cost reduction.

Figure 1 shows cut-off frequencies of several devices. Present and future CMOS performance is summarized in ITRS publication [3]. The frequency band for cellular phone is 800 MHz in 1980's, and recently the frequency bands have expanded to 2.4/5 GHz. In 1980's the cut off frequency (f_t) of Si CMOS is a few GHz and RF CMOS application has started. In the digital circuit application, miniaturization of CMOS has brought the drastic MPU performance improvement. The cut-off frequency has also increased and recent sub-100 nm MOSFET has over 100 GHz cut-off frequency. The cut-off frequency is the frequency at which the current gain becomes unity. The maximum frequency of oscillation (f_{max}) at which the unilateral power gain unity has also improved. The recent Si MOSFET has sufficient performance for GHz range application from the view point of f_t and f_{max} and recently CMOS circuit for 60–90 GHz millimeter application is progressing. As gate length is reduced, the supply voltage becomes lower as shown in Fig. 1. The supply voltage V_{dd} is 1.8 V for 180 nm, 1.2 V for 90 nm CMOS. In the state-of-art 65 nm/45 nm CMOS, the voltage is becomes less than 1 volt. As described later, the reduction of supply voltage brings the design difficulties.

In the digital application, the threshold voltage and saturation current of MOSFET are the most important parameters. In the RF CMOS circuit, more accurate MOSFET model is required; current-voltage characteristics en-
tire range and noise model, etc. In RF CMOS circuit, high-Q passives such as inductor and capacitor play important role. Requirement for capacitor is small area; the so-called MIM capacitor which is fabricated using thin high-k film is prepared. In GHz application, nH-order inductors are used, and can be implemented as on-chip spiral inductor. However, the issues are low-Q value due to metal wire resistance itself and eddy current loss of resistive Si substrate. If one uses the standard CMOS process where the metal thickness is around 1 μm, the Q-value is around 3-5. Using the around 3 μm-thick metal at the top layer of multilevel interconnect structure, the Q-value can be improved to be over 10. Introduction of the MIM capacitor and thick metal inductor is called as RF option. It is noted that the use of RF option brings the cost increase. Here, it is pointed out that inductor requires large area. The impact of inductor area is discussed later.

The conventional super heterodyne architecture requires IF filter, which cannot be implemented on chip. The direct conversion architecture [4] has been widely utilized toward one chip implementation. We have proposed Reconfigurable RF CMOS circuit which consist of digital and analog/RF circuit blocks [5], [6] as shown in Fig. 2. The transceiver is fundamentally based on the direct conversion architecture. The proposed design concept has two features: (1) the multi-band and multi-mode RF circuit, and (2) the dynamic self compensation. Each circuit module in RF front-end is tunable and/or wide band characteristics. The proposed architecture aims to achieve these wireless communication functions by only one reconfigurable RF circuit, which can be used for SDR and/or cognitive radio application. On the other hand, the dynamic self compensation provides the reduction of design cost, the robustness against the process variations, simulation errors, etc. In the scaled MOSFETs, fluctuation of device and passive characteristics is inevitable, so that the digital enhanced self compensation technique become more important.

So far, we have developed wide band VCOs [7]–[10], tunable LNA using variable inductor [11], wideband LAN [12]. In this paper, wide tuning range VCO is described.

Figure 3(a) schematizes a LC-VCO using the on-chip variable inductor and varactor and three switched capacitors. Each switched capacitor is composed of N-MOS gate capacitors and N-MOS switches. Capacitances of the switched capacitors are 100fF (C1), 200fF (C2) and 400fF (C3). The principle of the variable inductor is as follows; (1) the variable inductor consists of the conventional on-chip spiral inductor, and metal plate whose size is larger than the spiral inductor and which is place above the inductor, (2) the change of the distance between the inductor and metal plate gives the inductance change. The metal plate is assumed to be moved by MEMSactuator. Figure 3(b) shows a chip micrograph of fabricated VCO. The VCO core area is 400 × 600 μm. Table 1 summarizes the VCO performance. Recently, we have proposed and implemented the wide band LC-VCO with frequency expand circuit [9], [10], where the variable inductor is not utilized. As listed in Table 1, the tuning range is from 0.5 GHz to 6.5 GHz; this tuning range is enough for application to DTV at 470–770 MHz, mobile phones, and WLAN at 2.4/5 GHz. FOMT is known to be a parameter for evaluating VCOs by taking into account the phase noise as well as tuning range [13]. The FOMT of VCOs are below -205dB/Hz, which is the highest value among the reported ones.

As seen in Fig. 3(b), the inductor area is 400 μm×400 μm, on the other hand, the MOSFET area is much less than the inductor area. The inductor area is determined by the value of inductor, i.e., nH-order inductor requires hundred μm² area. Generally, inductor area of one-chip-ship Bluetooth or WLAN LSI is know to be 20–30% using 180–130 nm CMOS process. Emphasis is the required inductor
Table 1 LC-VCO performance.

<table>
<thead>
<tr>
<th>Technology</th>
<th>180nm standard CMOS using variable inductor [8]</th>
<th>180nm CMOS with RF option, Frequency expand technique is utilized. [10]</th>
</tr>
</thead>
<tbody>
<tr>
<td>Supply voltage (V_{DD})</td>
<td>1.8 V</td>
<td>1.8 V</td>
</tr>
<tr>
<td>VCO core current</td>
<td>9.8 – 13 mA</td>
<td>4.6 – 14.4 mA</td>
</tr>
<tr>
<td>Power consumption</td>
<td>18 – 24 mW</td>
<td>8.4 – 25.9 mW</td>
</tr>
<tr>
<td>Center frequency</td>
<td>2.02 GHz</td>
<td>3.49 GHz</td>
</tr>
<tr>
<td>Tuning range</td>
<td>1.28 - 2.75 GHz (72%)</td>
<td>0.49 – 6.50 GHz (FTR = 172%)</td>
</tr>
<tr>
<td>Phase noise at 1 MHz offset</td>
<td>135 dBc/Hz @2.02 GHz</td>
<td>-180 dBc/Hz @2.41 GHz</td>
</tr>
<tr>
<td>$FOM_T$</td>
<td>-206 dBc/Hz @2.02 GHz</td>
<td>-205 dBc/Hz @2.41 GHz</td>
</tr>
</tbody>
</table>

$$FOM_T = L(f_{offset}) - 20 \log \left( \frac{f_{offset}}{f_0} \right) \frac{FTR}{10} + 10 \log \left( \frac{P_{DC}}{1 mW} \right)$$

where $L(f_{offset})$ is phase noise at $f_{offset}$, $f_0$ is certain frequency offset, $f_0$ is center frequency, $P_{DC}$ is the power consumption, and FTR is tuning range of oscillation frequency.

area cannot be reduced even using the scaled MOSFET technology.

3. Solutions for Reconfigurable RF CMOS

Present multi-band transceiver involves plural Tx/Rx circuit. So called one chip implementation seems to be suitable for reconfigurable RF CMOS, which will be utilized in cognitive radio and/or SDR. In this paper, it is pointed out that the development of RF CMOS circuit should be performed, depending on the process technology and manufacturing cost.

The advantage of the use of scaled CMOS is not induced without cost reduction. The cost reduction is originated from the area reduction using the scaled CMOS process. As pointed out in the previous section, at the GHz frequency range, the required inductor value is not scaled; this means that, if the inductor is utilized, cost reduction cannot be expected in the scaled CMOS process.

Figure 4 presents the development of RF front end. The improvement of RF circuit performance is directly related to the Q-value of the inductor, so that the RF circuit with cost effective high-Q passives such as the used of WLP(Wafer Level Packaging)-inductor [14] is promising. For area saving for cost reduction, development of inductor less circuit is required; ex. Resistive-feedback LNA [15]. DRP (Digital Radio Processing) has been proposed and developed [16], [17]. These kind of digital processing and digital enhanced architecture become to replace the conventional analog part. The issues is area penalty and power penalty should not be induced.

From the viewpoint of transceiver and system implementation, it is pointed out there are various approach besides one chip solution where RF, baseband, and filters are all implemented. From the view point of foundry, circuit designer can use various kind of process line; wafer size of 6, 8, and 12, process technology from 0.25μm to the state-of-art 65 nm/45 nm, and “with” or “without” RF option. Using the mature process technology, the design and fabrication cost is low, so that SiP (System in Package), CoC (Chip on Chip), Chip Stacking, 3D integration technique is promising.

Since the fully one solution is always the best way, appropriate approach should be used, depending on the required TAT, cost and performance,

4. Conclusion

In this paper, we discussed reconfigurable RF CMOS technology for cognitive radio and/or SDR. It is pointed out there are various approaches for reconfigurable RF CMOS circuits.

Acknowledgments

This work was partially supported by JSPS.KAKENHI, MEXT.KAKENHI STARC, SCOPE, NEDO, Fujiraku, Intel, and VDEC in collaboration with Cadence Design Systems, Inc. and Synopsys, Inc. The authors thank graduate students of Masu research group for their contribution to this work.

References


