An Architecture for Real-Time Retinex-Based Image Enhancement and Haze Removal and Its FPGA Implementation

Dabwitso KASAUKA†, Kenta SUGIYAMA‡, Nonmembers, Hiroshi TSUTSUI††, Senior Member, Hiroyuki OKUHATA†††, Member, and Yoshikazu MIYANAGA†, Fellow

SUMMARY In recent years, much research interest has developed in image enhancement and haze removal techniques. With increasing demand for real-time enhancement and haze removal, the need for efficient architecture incorporating both haze removal and enhancement is necessary. In this paper, we propose an architecture supporting both real-time Retinex-based image enhancement and haze removal, using a single module. Efficiently leveraging the similarity between Retinex-based image enhancement and haze removal algorithms, we have successfully proposed an architecture supporting both using a single module. The implementation results reveal that just 1% logic circuits overhead is required to support Retinex-based image enhancement in single mode and haze removal based on Retinex model. This reduction in computation complexity by using a single module reduces the processing and memory implications especially in mobile consumer electronics, as opposed to implementing them individually using different modules. Furthermore, we utilize image enhancement for transmission map estimation instead of soft matting, thereby avoiding further computation complexity which would affect our goal of realizing high frame-rate real-time processing. Our FPGA implementation, operating at an optimum frequency of 125 MHz with 5.67 M total block memory bit size, supports WUXGA (1,920×1,200) 60 fps as well as 1080p60 color input. Our proposed design is competitive with existing state-of-the-art designs. Our proposal is tailored to enhance consumer electronic such as on-board cameras, active surveillance intrusion detection systems, autonomous cars, mobile streaming systems and robotics with low processing and memory requirements.

key words: real time processing, FPGA, Retinex-based image enhancement, haze removal

1. Introduction

Digital image and video processing plays an essential role in modern day consumer electronics, with the increasing demand in digital media driven by current social trends. With continued advancement in digital imaging applications, real-time image (video) enhancement and haze removal are among key research topics influencing consumer electronics.

Image enhancement schemes can be categorized into two groups; adaptive and non-adaptive schemes. Non-adaptive schemes compensate each pixel value uniformly based on given equations [1], while adaptive schemes refer concerning pixels to reproduce a high quality image. Retinex theory [2]–[7] is a well-known adaptive image enhancement scheme, its variant which we shall consider in this paper. Haze removal methods can be categorized as; single and multiple image schemes. Single-image schemes are more popular, requiring less overhead.

The quality of images and video taken from outdoor scenes is influenced by scattering of light which occurs before reaching the camera sensor. The amount of scattering depends on the distance between the scene points and the sensor, making degradation spatial-variant [8]. In haze (fog) weather, an elevated presence of atmospheric particles such as water-droplets results in more scattering, resulting in low contrast and color fidelity images. Scattering is caused by two basic phenomena, which are attenuation and airlight. According to [8], [9], haze removal depends upon the unknown depth information. This particularly makes haze removal a challenging task. Haze removal is highly desired in computer vision applications. It not only serves to significantly increase the visibility of the scene and correct the color shift, it can also benefit many vision algorithms and advanced image editing.

Both Retinex-based image enhancement and haze removal are computation costly. Considering real-time processing in applications such as monitoring systems, autonomous cars, and live streaming systems, there still remains much room for the development of efficient hardware implementation of image enhancement and haze removal. Motivate by this, in this paper we propose an architecture supporting both real-time Retinex-based image enhancement and haze removal, at low memory and process overhead utilizing a single module.

Our proposed implementation and architecture, based on our previous work [10], efficiently supports both Retinex-based image enhancement and haze removal. Efficiently leveraging the similarity between Retinex-based image enhancement and haze removal, and modifying the process, we present a novel architecture optimized for both processes at low overhead cost.

This paper is organized as follows. In Sect. 2 we highlight some related works. In Sect. 3, we briefly describe the Retinex-based image enhancement proposed in [10]. In Sect. 4, we discuss haze removal. In Sect. 5, we show the detail of the proposed approach and architecture. In Sect. 6, we present the implementation result. Finally in Sect. 7, we conclude this paper.
2. Related Work

Various researchers have proposed algorithms to address image enhancement and haze removal, commonly independent of each other. Considering Retinex based image enhancement, Shen and Hwang [11] presented a color image processing using a robust envelope to improve the visual appearance of an image. Guo et al. [12] introduced a visibility restoration method for a single image using Retinex algorithm on luminance component, while Fattal [13] presented a novel transmission estimation method to increase scene visibility and recover haze-free image. Marsi and Giovanni [14] proposed and FPGA implementation for illuminance-reflectance video enhancement in a single module. In Shiau et al. [15], hardware implementation of haze removal is presented. They, [15], proposed an 11-stage pipelined hardware architecture. However, these existing algorithms highlighted require high memory and computation, more so at higher resolutions. Furthermore, most of these algorithms are optimized for either enhancement or haze removal only.

Furthermore, Ren, Wenqi, et al. [16] proposed a multi-scale convolutional neural network dehazing method. In this proposal, a holistic prediction of the transmission map using a dataset trained neural network is utilized. In this case training is required in order to learn mapping, which is a complex task. In [17], an end-to-end image dehazing method called Densely Connected Pyramid Dehazing Network (DCPDN) is proposed. This jointly learns the transmission map, atmospheric light and dehazing all together by directly embedding the atmospheric scattering model into the network. By this, the method follows the physics-driven scattering model for dehazing. Dataset training is required in this implementation as in [16].

Galdran, Adrian, et al. [18] presents a dual relationship between image dehazing and non-uniform illumination separation, applying Retinex operation on an inverted image followed by another image inversion in order to obtain a dehazed output. It is generally concluded that Retinex and dehazing can be connected by a simple linear relationship. The outcome of this was to demonstrate the general usability of existing Retinex implementations for haze removal based on a simple linear relationship, not to provide output performance gain over existing approaches.

3. Retinex-Based Image Enhancement

The Retinex theory[19] deals with compensation for illumination effects in images. This introduces the lightness and color perception of the human visual system, and is based on the property of the color constancy phenomenon, in that humans can recognize and match colors under a wide range of different illuminations. This theory decomposes an input image \( I(x) \) into two different images, defined by

\[
I(x) = L(x)J(x),
\]

where \( L(x) \) and \( J(x) \) is the illumination image and reflectance image, respectively. The benefits of such decomposition include the possibility of removing illumination effects, enhancing image edges, and correcting the colors in images by removing illumination induced color shifts [12].

Image enhancement can be achieved by extracting \( L(x) \) from \( I(x) \) in order to generate \( J(x) \), as an illumination-independent image. The logarithmic expression of the reflectance image \( J(x) \) can be expressed by

\[
J(x) = \frac{I(x)}{L(x)}.
\]

where \( i = \log I, l = \log L \), and \( j = \log J \). Figure 1 highlights the general flow chart of Retinex-based algorithms.

Several illumination models are proposed so far based on Retinex theory, such as Path-based [3], Center/Surround based [4] and Variational model [20], just to mention a few. Path and center based models are easily implemented but require a large number of parameters. Hence, these were not considered in our FPGA realization as the require more memory and computation resources than proposed.

The variational model [20] (Kimmel’s variational model), assumes spatial smoothness of the illumination field. In addition, knowledge of the limited dynamic range of the reflectance is used as a constraint in the recovery process. A modification of this variant was implemented in this paper, recognizing variational model as one of the most suitable models for practical applications in terms of computational cost and image quality, suitable for our real-time FPGA architecture [10].

The variational model algorithm is constructed to minimize the following penalty function,

\[
F[I] = \int_{\Omega} \left( |\nabla l|^2 + \alpha (i - l)^2 + \beta |\nabla (i - l)|^2 \right) dx,
\]

where \( \alpha \) and \( \beta \) are weight parameters, \( i \) and \( l \) represent the logarithmic expression of input image \( I \) and illumination image \( L \), respectively. Penalty terms, \( |\nabla l|^2, |i - l|^2 \), and \( |\nabla (i - l)|^2 \) represent spatial smoothness of the illumination image, closeness between \( l \) and \( i \), and spatial smoothness of the reflectance image \( j \), respectively. The illumination image \( l \) which minimizes the penalty \( F[I] \) is iteratively calculated using a projected normalized steepest descent algorithm.

Figure 1 illustrates the flow of the Retinex image enhancement with illumination correction.

By utilizing such adaptive image enhancement methods, halo artifacts are observed in the enhanced images. These are caused because such methods utilize the constraint that the illumination image should be spatially smooth.
When the illumination is estimated in the regions around the edge with this constraint, these regions in reflectance image tend to be either over-enhanced or insufficiently enhanced. Hence there are two types of halo artifacts; positive and negative. In the variational model, positive halo artifacts are successfully suppressed using a constraint \( i \leq l \) in iterative calculation while leaving negative halo artifacts present [21]. Various halo effect suppression techniques have been investigated in [11], [14], which however are computation costly. In [21] we proposed a halo artifacts reduction method, with a small area overhead.

4. Haze Removal

The haze image model [13], [22]–[24], which consists of direct attenuation model and airlight model is generally expressed by,

\[
I(x) = J(x)T(x) + A(1 - T(x)),
\]

where \( I \) is the observed luminance representing the input haze image, \( J \) is the scene radiance representing the restored haze-free image, \( T \) is the medium transmission describing the portion of the light that is not scattered and reaches the camera, and \( A \) is the global atmospheric light. The goal of haze removal is to recover \( J \) from \( I \) using estimated \( T \) and \( A \) by,

\[
J(x) = \frac{I(x) - A}{T(x)} + A,
\]

In general, \( T \) and \( A \) are estimated using dark channel prior [8]. The dark channel prior is a kind of statistics of the haze-free outdoor images. It is based on an observation that most local patches in the haze-free outdoor images contain some pixels which have very low intensities in at least one color channel. Hence the minimum intensity in such a patch should have a very low value. In [8], the dark channel of an arbitrary image \( J \) is defined as

\[
j_{\text{dark}}(x) = \min_{y \in \Omega(x)} \left( \min_{c \in \{R,G,B\}} J^c(y) \right),
\]

where \( J^c \) is the color channel of \( J \) comprising of RGB components, and \( \Omega(x) \) depicts a local patch centered at \( x \). The low intensity of the dark channels is due to shadows, colorful objects or surfaces and dark objects in images. According to the observation in [8], if \( J \) is a haze-free outdoor image, the intensity of \( j_{\text{dark}} \) is low and tends to be zero except for the sky region in an image. Due to additive airlight, a haze image is brighter than its haze-free version. Hence the dark channel of the haze image will have higher intensity in regions with denser haze. Therefore, the intensity of the dark channel is a rough approximation of the thickness of the haze.

In [8], the transmission \( T \) is determined using soft matting. However, this approach requires a high computation cost. Motivated by this, some approaches use edge-preserving smoothing such as bilateral filters for estimating \( T \) with reasonable processing cost [25]. In our approach, we use edge-preserving smoothing based on the cost minimization function in Eq. (3) and [26] to generate the transmission \( T \) instead of soft matting. Hence, in a complimentary approach, we use Retinex-based image enhancement to supplement haze removal at a low overhead resource cost.

5. Proposed Architecture

The block diagram of our proposed FPGA architecture is shown in Fig. 2 and Fig. 5. The logic of this architecture is shown in Fig. 3. This architecture accommodates both Retinex-based enhancement and haze removal using a single module, with a low overhead resource cost as opposed to using separate modules.

This architecture consists of three parts (Figs. 2 and 3); (1) Gaussian pyramid generation part, (2) illumination/transmission estimation part, and (3) image enhancement/haze-removal part.

We utilize Gaussian pyramid downsampling in order to realize low block memory size hardware requirement. Considering spatial smoothness characteristic of the illumination field, the effects of downsampling are tolerable.

Illumination and transmission estimation are performed on layers 5, 4, and 3 of Fig. 3, enabling accelerated iterations with low memory requirements. Figure 3 illustrates the scaling relationship between successive downsampled image layers, which are used as iterative inputs in the estimation stage. Therefore by downsampling, the size of the buffers required are significantly reduced since the size of layers 3, 4 and 5 are 1/64, 1/256 and 1/1024 of the resolution of the input image, respectively. The adaptation of Gaussian in our approach presents a computational efficient approximation, especially for FPGA. The original resolution is reconstructed using bi-linear interpolation, considering its low hardware cost. In order to combat blur effect inherent to interpolation, we implement the constraint \( i \leq l \). Figure 4 illustrates blur edge handling by this constraint. By applying this constraint to the interpolated image, the sharpness of edges is retained to a better degree, thereby countering loss of sharpness inherent to downsampling.

In Fig. 5, showing the illumination and transmission
where transmission estimation is given by, \[ I^{j}_{\text{transmission}} = \max_{c \in \{R, G, B\}} I^{j}_{c}, \] (9)

Illumination component is estimated iteratively based on Eq. (3), by using Eq. (9) as an initial estimate argument. Considering Eq. (6), calculation of the dark channel involves minimization over each pixel, over a local patch with transmission \( T(x) \) estimated using Eq. (3), in conjunction with our previously proposed minimization technique in [26].

From the definitions of Eqs. (3) and (4), we observe the following useful relationships between image enhancement and haze removal, which aid in the FPGA realization at a low overhead resource cost.

\[ i = \log(I), \quad I: \text{input} \]
\[ l = \log(L), \quad L: \text{illumination/transmission} \]
\[ j = \log(J), \quad J: \text{reflectance/haze-free image} \]

where, in the case of image enhancement,

\[ J(x) = \exp(-l(x)) I(x), \] (10)

and, for haze removal,

\[ J(x) = I(x) - A + A, \] (11)

We formulate a generalized equation from Eq. (11) by replacing \( I(x) \) with \( I(x) \) based on our use of image enhancement for transmission estimation, yielding

\[ J(x) = \exp(-l(x)) (I(x) - A) + A, \] (12)

Here, it should be noted that Eq. (10) is a special case of Eq. (12), where \( A = 0 \). Furthermore, Eqs. (10) and (12) are efficiently suitable expression for our FPGA implementation, as we do not need to perform calculations in logarithmic space. Hence, this limits the requirement for more hardware resources. This architecture takes advantage of these similarities between Retinex-based image enhancement and haze removal, also using Retinex for transmission map estimation instead of soft matting.

In image enhancement mode, max operation is used in the Gaussian pyramid generation, and \( A \) is set zero. In haze removal mode, min operation is used in the Gaussian pyramid generation, and \( A \) is set by user’s input. Equation (9) is used in enhancement mode while its ‘min’ version is used in haze removal. Hence, both max and min circuits are included in the architecture and can work simultaneously. The operation, max/min and its selection according to the mode, corresponds to ‘Downsampling w/RGB to s conversion’ in Fig. 2.
Since it can be regarded that $A$ is relatively stable during many successive frames, we do not employ any automatic $A$ estimation. An approximation of $A$, such as around the maximum value, is set manually, based on initially estimated results. This is relatively sufficient for our approach. However, it should be noted that in some real-time applications such as on-board car cameras, it is necessary to update $A$ regularly using automatic estimation.

6. Implementation Results

We implemented the proposed architecture using Intel Cyclone V FPGA, which is from one of the lowest system cost FPGA series. The operating frequency used was 125 MHz, with a 5.67 M total block memory bit size.

Based on Fig. 3, we utilized only layer 5, 4, and 3. Table 1 shows the optimum number of iterations used per layer in order to obtain desirable results without introducing blur artifacts. Layer 3 is interpolated from layer 4, with layer 4 from layer 5. By this, our FPGA implementation supports frame resolution and frame-per-second of 1,920×1,200 and 60 fps, respectively.

The implementation results are summarized in Table 2. In Table 2, it can be noted that the required number of bits is 2.71 M. This is due to the architecture utilizing only layer 5, 4, and 3 in Fig. 3. The advantages of utilizing these layers instead of larger resolution layers 0, 1, or 2 are lower block memory and less iterative complexity, realizing real-time processing at 60 fps.

Table 1 Gaussian pyramid generation layer size and iterations.

<table>
<thead>
<tr>
<th>Layer</th>
<th>Size (of the input resolution)</th>
<th># of Iterations</th>
</tr>
</thead>
<tbody>
<tr>
<td>Layer 5</td>
<td>1/1024</td>
<td>30</td>
</tr>
<tr>
<td>Layer 4</td>
<td>1/256</td>
<td>20</td>
</tr>
<tr>
<td>Layer 3</td>
<td>1/64</td>
<td>10</td>
</tr>
</tbody>
</table>

It was observed that when layers 1 and 2 are also used, the required memory (SRAM_s and SRAM_l) in Fig. 2 becomes 64 times the proposed parameters. This also results in a decrease in frame rate performance, moving away from our goal of real-time processing at at least 60 fps, while maintaining operation at relatively low frequency rate. At a frequency of 240 MHz, our proposed architecture is capable to support 4K video at 30 fps.

As can be observed from the Table 2, both enhancement and haze removal can be implemented using one module with an overall 1% overhead of logic circuits, with logic utilization and registers increasing 3179→3212 and 3616→3648, respectively. The required RAM blocks and memory bits remain constant in both of operation.

In Figs. 6 and 7, sample results of our proposed FPGA implementation are presented. Table 3 shows a software performance comparison of our proposed method with other related methods. Our software implementation was in C++ and the CPU for simulation was Intel Core i5-4460 CPU @ 3.20 GHz. Our approach is competitive, with less simulated processing time. Table 4 shows some hardware performance comparison results. The referenced related works were tested using input feeds at a resolution of 600×400, while our implementation was tested at 1,920×1,200.

To further verify our proposed design, we compared its

![Fig. 6 Proposed haze removal on natural haze.](image)

(a) Input $I(x)$. (b) Transmission $L(x)$. (c) Output $J(x)$

![Fig. 7 Proposed Retinex image enhancement [10].](image)

(a) Input $I(x)$. (b) Illumination $L(x)$. (c) Reflectance $J(x)$

Table 3 Software performance comparison.

<table>
<thead>
<tr>
<th>Method</th>
<th>Image Size</th>
<th>Average runtime (sec)</th>
</tr>
</thead>
<tbody>
<tr>
<td>[13]</td>
<td>1920 x 1200</td>
<td>307.6</td>
</tr>
<tr>
<td>[27]</td>
<td>1920 x 1200</td>
<td>124.8</td>
</tr>
<tr>
<td>[8]</td>
<td>1920 x 1200</td>
<td>96</td>
</tr>
<tr>
<td>[15]</td>
<td>1920 x 1200</td>
<td>1.651</td>
</tr>
<tr>
<td>[16]</td>
<td>1920 x 1200</td>
<td>0.182</td>
</tr>
<tr>
<td>Proposed</td>
<td>1920 x 1200</td>
<td>0.165</td>
</tr>
</tbody>
</table>

Table 4 Hardware performance comparison.

<table>
<thead>
<tr>
<th>Method</th>
<th>FPGA</th>
<th>Freq. (MHz)</th>
<th>buffers</th>
<th>Mpixels/s</th>
</tr>
</thead>
<tbody>
<tr>
<td>[15]</td>
<td>Stratix X</td>
<td>58.43</td>
<td>6</td>
<td>58.43</td>
</tr>
<tr>
<td>Proposed</td>
<td>Cyclone V</td>
<td>125</td>
<td>9</td>
<td>125</td>
</tr>
</tbody>
</table>

Table 2 FPGA implementation result (1,920×1,200 and 60 fps).

<table>
<thead>
<tr>
<th>Retinex-based image enhancement</th>
<th>Both image enhancement and haze removal</th>
</tr>
</thead>
<tbody>
<tr>
<td>Family</td>
<td>Cyclone V</td>
</tr>
<tr>
<td>Device</td>
<td>5CSXFC6D6F31C6</td>
</tr>
<tr>
<td>Timing Models</td>
<td>Final</td>
</tr>
<tr>
<td>Logic utilization (in ALMs)</td>
<td>3,179/41,910 (8%)</td>
</tr>
<tr>
<td>Total registers</td>
<td>3,616</td>
</tr>
<tr>
<td>Total block memory bits</td>
<td>2.71 M/5.67 M (48%)</td>
</tr>
<tr>
<td>Total RAM Blocks</td>
<td>366/553 (66%)</td>
</tr>
<tr>
<td>Total DSP Blocks</td>
<td>16/112 (14%)</td>
</tr>
</tbody>
</table>
Fig. 8  Haze removed images of various methods where inputs are synthetic hazy images. The top image is ours, peppers image is from MATLAB, tower image is public domain, and others are popular test images used in various papers.

<table>
<thead>
<tr>
<th>Method</th>
<th>street</th>
<th>books</th>
<th>peppers</th>
<th>tower</th>
<th>toys</th>
<th>Average</th>
</tr>
</thead>
<tbody>
<tr>
<td>[27]</td>
<td>16.29</td>
<td>16.57</td>
<td>16.59</td>
<td>18.82</td>
<td>12.56</td>
<td>16.17</td>
</tr>
<tr>
<td>[28], [29]</td>
<td>20.01</td>
<td>15.84</td>
<td>26.73</td>
<td>21.88</td>
<td>17.56</td>
<td>20.40</td>
</tr>
</tbody>
</table>

Table 5  Quantitative comparison (PSNR).

<table>
<thead>
<tr>
<th>Method</th>
<th>street</th>
<th>books</th>
<th>peppers</th>
<th>tower</th>
<th>toys</th>
<th>Average</th>
</tr>
</thead>
<tbody>
<tr>
<td>[27]</td>
<td>0.873</td>
<td>0.825</td>
<td>0.858</td>
<td>0.933</td>
<td>0.687</td>
<td>0.835</td>
</tr>
<tr>
<td>[8]</td>
<td>0.943</td>
<td>0.881</td>
<td>0.979</td>
<td>0.950</td>
<td>0.809</td>
<td>0.912</td>
</tr>
<tr>
<td>[28], [29]</td>
<td>0.943</td>
<td>0.815</td>
<td>0.978</td>
<td>0.972</td>
<td>0.888</td>
<td>0.919</td>
</tr>
<tr>
<td>[16]</td>
<td>0.948</td>
<td>0.968</td>
<td>0.790</td>
<td>0.981</td>
<td>0.672</td>
<td>0.872</td>
</tr>
<tr>
<td>Proposed</td>
<td>0.898</td>
<td>0.930</td>
<td>0.959</td>
<td>0.980</td>
<td>0.876</td>
<td>0.929</td>
</tr>
</tbody>
</table>

Table 6  Quantitative comparison (SSIM).

7. Conclusion

In this paper, a novel architecture supporting both real-time Retinex-based image enhancement and haze removal is proposed, with emphasis on low memory requirement and processing complexity. The FPGA implementation results show that enhancement and haze removal can be implemented using one module, with 1% logic circuits overhead cost. By utilizing layers 5, 4, and 3 in Fig. 3, our proposed architecture supports real-time processing of $1,920 \times 1,200$ at 60 fps, under optimal conditions at 125 MHz frequency. By implementing the constraint $i \leq l$, we were able to preserve edges, which otherwise would have suffered from blur effect due to interpolation on smoothed components. Furthermore, by not using an external frame buffer in Fig. 2, our proposed FPGA implementation do not suffer from latency in processing real-time feeds. Our design proves to be competitive with state-of-the-art designs, both qualitatively and quantitatively, shown in Tables 4, 5, and 6.
Acknowledgments

The authors would like to thank the GI-CoRE GSB, Hokkaido University for fruitful discussions. This work is supported in parts by the Ministry of Internal Affairs and Communications for SCOPE Program (185001003). This work is also supported by VLSI Design and Education Center (VDEC), the University of Tokyo in collaboration with Synopsys, Inc., Cadence Design Systems, Inc., and Mentor Graphics, Inc.

References


Dabwito Kasauka received his B.E. degree in Electrical and Electronic Engineering from University of Zambia in 2012, and his master degree in Information Science and Technology from Hokkaido University in 2015. Presently, he is a doctor course student at Division of Media and Network Technologies, Graduate School of Information Science and Technology, Hokkaido University.

Kenta Sugiyama received his B.E. degree in Electronics and Information Engineering and his master degree in Information Science and Technology, both from Hokkaido University in 2016 and 2018, respectively.
Hiroshi Tsutsui received his B.E. degree in Electrical and Electronic Engineering and his master and Ph.D. degrees in Communications and Computer Engineering from Kyoto University in 2000, 2002, and 2005, respectively. He is currently an associate professor in Division of Media and Network Technologies, Hokkaido University. His research interests include circuits and systems for image processing and VLSI design methodology. He is a member of IEEE, ACM, IPSJ, IEEJ, and IIEEJ.

Hiroyuki Okuhata received his B.E., M.E., and Ph.D. degrees in information systems engineering from Osaka University in 1995, 1997, and 1999, respectively. He joined Synthesis Corporation in 1999 and is currently a senior general manager of Soliton Systems K.K. He has been working on the implementation of application specific hardware, especially in the field of digital image processing.

Yoshikazu Miyanaga is a professor of Graduate School of Information Science and Technology, Hokkaido University and the director of Global Station for Big Data and Cybersecurity, Global Institution for Collaborative Research and Education, Hokkaido University. He is also the adjunct professors of University of Technology Sydney (UTS) and King Mongkut’s University of Technology Thonburi (KMUTT). He was an associate editor of Journal of Signal Processing, RISP Japan (2005–2018). He was a chair of Technical Group on Smart Info-Media Systems, IEICE (IEICE TG-SIS) (2004–2006) and he is now a member of the advisory committee, IEICE TG-SIS (2006–present). He was the President, IEICE Engineering Science (IES) Society (2015–2016) and now an auditor of IEICE (2018–present). He is a fellow member of IEICE. He was a distinguished lecture (DL) of IEEE CAS Society (2010–2011), an associate editor of IEEE CAS Transaction on TCAS-II (2011–2013), and a Board of Governor (BoG) of IEEE CAS Society (2011–2013).