IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences
Online ISSN : 1745-1337
Print ISSN : 0916-8508
Special Section on VLSI Design and CAD Algorithms
Low Power Placement and Routing for the Coarse-Grained Power Gating FPGA Architecture
Ce LIYiping DONGTakahiro WATANABE
Author information
JOURNALS RESTRICTED ACCESS

2011 Volume E94.A Issue 12 Pages 2519-2527

Details
Abstract

Since the power consumption of FPGA is larger than that of ASIC under the condition to perform the same function using the same scaling, the application of FPGA is limited especially in portable electronic devices. In this paper, we propose a novel low-power FPGA architecture based on coarse-grained power gating to reduce power consumption. The new placement algorithm and routing resource graph for sleep regions is also presented. After enhancing the CAD framework, a detailed discussion is given under different region size supported by the new FPGA architecture. As a result, our proposed FPGA architecture combined with the new placement and routing algorithm can reduce 19.4% in the total power consumption compared with the traditional FPGA. By using our proposed method, FPGA is promising to be widely applied to portable devices.

Information related to the author
© 2011 The Institute of Electronics, Information and Communication Engineers
Previous article Next article
feedback
Top