IEICE Transactions on Information and Systems
Online ISSN : 1745-1361
Print ISSN : 0916-8532
Special Section on Parallel and Distributed Computing and Networking
A Layout-Oriented Routing Method for Low-Latency HPC Networks
Ryuta KAWANOHiroshi NAKAHARAIkki FUJIWARAHiroki MATSUTANIMichihiro KOIBUCHIHideharu AMANO
Author information
JOURNALS FREE ACCESS

2017 Volume E100.D Issue 12 Pages 2796-2807

Details
Abstract

End-to-end network latency has become an important issue for parallel application on large-scale high performance computing (HPC) systems. It has been reported that randomly-connected inter-switch networks can lower the end-to-end network latency. This latency reduction is established in exchange for a large amount of routing information. That is, minimal routing on irregular networks is achieved by using routing tables for all destinations in the networks. In this work, a novel distributed routing method called LOREN (Layout-Oriented Routing with Entries for Neighbors) to achieve low-latency with a small routing table is proposed for irregular networks whose link length is limited. The routing tables contain both physically and topologically nearby neighbor nodes to ensure livelock-freedom and a small number of hops between nodes. Experimental results show that LOREN reduces the average latencies by 5.8% and improves the network throughput by up to 62% compared with a conventional compact routing method. Moreover, the number of required routing table entries is reduced by up to 91%, which improves scalability and flexibility for implementation.

Information related to the author
© 2017 The Institute of Electronics, Information and Communication Engineers
Previous article Next article
feedback
Top