PAPER

Special Section on Reconfigurable Systems

FPGA Implementation of Metastability-Based True Random Number Generator

Hisashi HATA†, Senior Member and Shuichi ICHIKAWA††, Senior Member

SUMMARY True random number generators (TRNGs) are important as a basis for computer security. Though there are some TRNGs composed of analog circuit, the use of digital circuits is desired for the application of TRNGs to logic LSIs. Some of the digital TRNGs utilize jitter in free-running ring oscillators as a source of entropy, which consume large power. Another type of TRNG exploits the metastability of a latch to generate entropy. Although this kind of TRNG has been mostly implemented with full-custom LSI technology, this study presents a design based on common FPGA technology. Our TRNG is comprised of logic gates only, and can be integrated in any kind of logic LSI. The RS latch in our TRNG is implemented as a hard-macro to guarantee the quality of randomness by minimizing the signal skew and load imbalance of internal nodes. To improve the quality and throughput, the output of 64–256 latches are XOR’ed. The derived design was verified on a Xilinx Virtex-4 FPGA (XC4VFX20), and passed NIST statistical test suite without post-processing. Our TRNG with 256 latches occupies 580 slices, while achieving 12.5 Mbps throughput.

key words: TRNG, synchronous digital circuit, FPGA, entropy

1. Introduction

Many algorithms and systems depend on random numbers; particularly, true random numbers are indispensable for some applications including cryptographic applications. Although pseudorandom number generators (PRNGs) are widely adopted, they produce a sequence of numbers by a deterministic algorithm; therefore, a PRNG has to be seeded by a true random number to generate a unique and unpredictable result for each occasion. In actual fact, a true random number generator (TRNG) is a critical component in many practical applications.

A TRNG is a hardware device to generate true random numbers. It is typically based on a physical process, such as thermal noise or quantum phenomenon. Though many TRNGs are implemented with analog circuit technology, it is difficult or expensive to integrate it with digital circuits. It is thus desirable to compose a TRNG with digital circuits, which can be easily integrated into a logic LSI.

This study presents a design and implementation of a TRNG, which exploits the metastability of RS latch. This TRNG is fully composed of digital circuits, and thus can be integrated into any kind of logic LSIs. Though Field Programmable Gate Array (FPGA) technology was adopted in this study, semi- or full-custom LSI technologies are also eligible. FPGA implementation is worthwhile by itself, since FPGA devices are widely accepted.

The rest of this paper is organized as follows. Section 2 gives an overview of the preceding studies on TRNGs comprised of digital circuit. Particularly, the metastability-based TRNGs are described in Sect. 3. Then, Sect. 4 summarizes the tools and measures of evaluation. Section 5 details the design trade-offs and the implementation, and then Sect. 6 reports the quality of randomness, the logic scale, and the throughput of our TRNG. The conclusions are given in Sect. 7.

2. Related Studies

The TRNGs made of digital circuits are categorized by their sources of entropy.

Fairfield et al. [1] presented an oscillator-sampling TRNG, which generates a random bit stream by sampling a high-frequency oscillating signal with a low-frequency clock signal using a D-type flip-flop (DFF). Tsoi et al. [2] evaluated an oscillator-sampling TRNG with a Xilinx Virtex FPGA device, and reported that the TRNG successfully passed NIST test [3], [4] at 5–29 kbps of generation rate. Since an oscillator-sampling TRNG requires two independent clock signals, Tsoi et al. [2] connected external parts (two resistors and one capacitor) to the FPGA device. Meanwhile, this study presents a TRNG of fully synchronous digital circuit, which does not use any external parts.

No external parts are necessary if two clock signals are generated internally. Fischer et al. [5], [6] proposed a TRNG design that utilizes an on-chip PLL to generate the second clock signal from the system clock, where the entropy is derived from jitter of a PLL. This circuit passed NIST test with Altera APEX 20K FPGA and Stratix FPGA. Likewise, Kwok and Lam [7] proposed a TRNG, which utilizes a DCM (digital clock manager) of Xilinx Virtex II Pro FPGA to generate the second clock signal. It is obvious that an on-chip PLL (or its equivalent) is indispensable for this kind of TRNG; meanwhile, this work presents a TRNG that consists of fundamental logic gates only.

Another digital device to generate an independent clock signal is a ring oscillator (RO), which consists of an odd number of inverters. Sunar et al. [8] discussed a TRNG (Sunar-type TRNG) that generates a random bit stream by

Manuscript received April 18, 2011.
Manuscript revised September 2, 2011.
†The authors are with the Department of Knowledge-based Information Engineering, Toyohashi University of Technology, Toyohashi-shi, 441–8580, Japan.
††Presently, with Renesas Electronics Corporation.
‡‡Presently, with Numazu National College of Technology.
a) E-mail: ichikawa@ieee.org
DOI: 10.1587/transinf.E95.D.426
XOR'ing the outputs of a number of free-running ROs. Schellekens et al. [9] evaluated a Sunar-type TRNG with a Xilinx Virtex II Pro FPGA, and reported that a TRNG with 110 ROs of three inverters generated a random bit stream of 2 Mbps. Other designs of TRNG that utilize free-running ROs were also presented by Kohlbrenner and Gaj [10], Golic [11], and Dichtl and Golic [12].

Wold and Tan [13] proposed to enhance a Sunar-type TRNG by adding an extra D flip-flop after each free-running RO. Their TRNG was implemented with 50 ROs, which passed the NIST and Diehard statistical tests at a throughput of 100 Mbps using 167 LEs of the Altera Cyclone II FPGA. The advantages and weak points of Wold-type TRNG have been investigated by recent studies (e.g., [14], [15]).

A serious problem of these types of TRNGs is the power dissipation of free-running ROs. For example, the implementation of Schellekens et al. [9] includes 110 ROs, each of which operates at approximately 330 MHz. The energy consumption of these ROs is far from negligible. Particularly for embedded systems, it is considered to be prohibitive.

This study presents a TRNG that derives entropy from the metastability of RS latches. Since the design of this TRNG is fully synchronous, it is possible to stop the clock of TRNG to suppress power consumption. The operation principles of this TRNG are detailed in Sect. 3.

3. TRNG Based on Metastability

3.1 Principles of Operation

Generally, a latch (or flip-flop) malfunctions if the setup and hold time constraints are violated. In this case, the latch enters a metastable state, where the output lingers or oscillates between logic levels [16]. It is possible to design a TRNG (metastability-based TRNG) that exploits this phenomenon for random number generation.

In case of an RS latch, it is generally prohibited to activate both of R and S inputs simultaneously; if this happens, an RS latch may become metastable and generate an indefinite output. Figure 1 illustrates the TRNG based on the metastability of RS latch. When Clk = 0, this latch is stable with \( Q, \bar{Q} = (1, 1) \). Meanwhile, when Clk = 1, it becomes stable at either \( Q, \bar{Q} = (1, 0) \) or \( (0, 1) \). More precisely, the latch enters a metastable state at the rising edge of Clk, and eventually transitions to one of the stable states. This process corresponds to a coin toss, which generates 1 bit of information.

The transition is accomplished by amplifying the deviation from equilibrium point (e.g., thermal noise), which results in randomness of output. The transition time naturally deviates with a probabilistic distribution. The probability \( P(t > t_c) \) of the metastable behavior lasting longer than \( t_c \) is estimated by the following equation, where \( \tau \) is a time constant of the RS latch [16].

\[
P(t > t_c) = 1 - e^{-t_c/\tau} = e^{-(A-1)v_{ds}/RC}
\]

The time constant \( \tau \) is estimated by \( RC/(A - 1) \), where \( A \) is the gain of NAND gates of RS latch. The throughput of a metastability-based TRNG is bounded by this probability distribution.

Although the principle of a metastability-based TRNG is simple, it is not easy to achieve high quality of randomness. Any kind of unbalance in circuit will lead to biasing of output; e.g., the output \( Q \) might be biased if there is a skew in Clk signal. Dispersion of circuit elements may also lead to the bias of output, if it involves the difference in drive strengths of two NAND gates. Even if the circuit is perfectly balanced, the output might be affected by the previous output, which may remain as a small voltage difference of internal nodes after initialization (i.e., the period of Clk = 0).

For these reasons, metastability-based TRNGs have been regarded as unreliable and difficult for practical applications [11].

3.2 Preceding Studies on Metastability-based TRNGs

Most of the metastability-based TRNGs have been implemented and evaluated with full-custom LSI technology.

Bellido et al. [17] presented a method to generate true random numbers from the metastability of an RS latch. The circuit was designed and implemented with close attention; e.g., a dedicated initialization clock was adopted to precharge and discharge internal nodes. The operation was verified with a 2 \( \mu \)m CMOS process.

Kinniment and Chester [18] proposed a TRNG based on R-flop, which has a differential preamplifier input followed by a bistable latch. Their TRNG avoids the bias in random numbers, using a negative feedback loop that adjusts the bias voltage of R-flop. Their design was verified with a 0.6 \( \mu \)m CMOS process.

Epstein et al. [19] presented a TRNG, which was implemented with 0.18 \( \mu \)m CMOS. The source of entropy is metastability that is initiated by the transition from the oscillator mode to the latch mode. This circuit is large in logic scale, and consumes much power in the oscillator mode.

Holleman et al. [20], [21] presented two types of metastability-based TRNGs: DC-nulling type and FIR type. Their TRNGs were implemented with 0.35 \( \mu \)m CMOS, and passed NIST test.

Tokunaga et al. [22], [23] designed a TRNG circuit, which is based on the metastability of an RS latch. This circuit has a feedback loop to maximize the resolution time of metastability, which improves the quality of randomness.
All these TRNGs were implemented with full-custom LSI technology. Meanwhile, our TRNG is composed of logic gates, which can be implemented and evaluated with an FPGA device.

There is a preceding study on the FPGA implementation of metastability-based TRNG. Danger et al. [24] presented a TRNG, which is based on the metastability caused by setup/hold time violation of D latch. Since the D latches embedded in an FPGA are resistant to metastability [25]–[27], Danger implemented D latches with look-up tables (LUTs) of FPGA. Their TRNG was manually placed and routed, adjusting the timing of signals with wire delays.

Danger’s TRNG depends on delicate adjustment of timing, and has problems in reproducibility, portability, and stability. For example, their TRNG might be easily affected by operational environment, since wire delays are very sensitive to supply voltage and operating temperature. On the other hand, the design of our TRNG is symmetrical, and consequently robust against the change of operational environment.

After we first presented the preliminary results of our TRNG in January 2009 [28], a new study on a metastability-based TRNG was presented by Varchola and Drutarovsky [29] in August 2010. They proposed a bi-stable structure named TERO (Transition Efect Ring Oscillator), where oscillatory phase can be forced. Randomness is harvested as a variance of the number of oscillations counted after each excitation. The circuit structure of TERO is much similar to our TRNG, while the source of randomness is totally different from ours (the final state of the bi-stable circuit). An experimental TRNG was implemented by xor-ing two TEROs, which produced a random sequence at 250 kbps which passed NIST statistical test without post-processing. Although the quantitative evaluations of TERO and our TRNG are anticipated, we leave it as a theme of future works.

### 3.3 Random Number Generation with FPGA devices

As stated above, careful consideration is required to implement metastability-based TRNGs. Custom LSI technologies have been adopted in many preceding studies, while there is no evidence that the FPGA implementation is unreasonable or impossible. In this section, a simple experiment is conducted to examine the feasibility of FPGA implementation.

Using a Xilinx Virtex-4 FX FPGA device [30], we implemented dozens of latches shown in Fig. 1. Each output of an TRNG was multiplexed and then connected to an IO buffer, whose output voltage was set to LVCMOS 3.3 V. Each NAND gate was implemented with a 4-input LUT.

Figure 2 displays a typical waveform of a latch. Five seconds of three signals (Clk, Q, and $\bar{Q}$) are shown with 25 ns/div sweep rate, which were observed with a Tektronix TDS 2024B digital storage oscilloscope. It is readily seen that the latch generates a random output for each clock, where the transition time has a certain probability distribution. The observed transition time has reached 100 ns (max), which becomes a guideline of the sampling interval in the following experiments.

### 4. Platform and Measures for Evaluation

#### 4.1 Evaluation Platform

In this study, Xilinx ML405 board was adopted as an evaluation platform, which includes a Virtex-4 FX FPGA (XC4VFX20), 128 MB DDR SDRAM, and peripheral I/O devices. For design and implementation, ISE Foundation 10.1.03 software was used with default parameters.

A Virtex-4 FX FPGA is targeted for high-performance full-featured embedded applications, and includes one (or more) embedded PowerPC 405 (PPC405) RISC core(s). TRNG circuit is attached to the peripheral bus of PPC405 in the XC4VFX20 device. The overall evaluation system consists of a PPC405 processor, SDRAM, Ethernet MAC, System ACE (Compact Flash configuration controller), UART, and TRNG. The respective clock frequencies are 300 MHz for PPC405 and 100 MHz for the peripheral devices.

TRNG has a buffer of 1 MB SRAM, and generates random data until the buffer is filled. The PPC405 processor polls the status of TRNG, reads the data out when the buffer is full, and then restarts TRNG for more data. Since a large quantity of data is required for statistical tests of randomness, embedded Linux operating system was ported for this system. The random data are stored in a filesystem of a Compact Flash memory card.

The Clk signal for TRNG is generated by dividing the peripheral bus clock by a factor $2^m$, where $m$ can be set via a control register. The duty ratio of Clk is fixed to 50% in this study, and the consequent clock period of Clk is $20m$ ns.

#### 4.2 Measures of the Quality of Randomness

This study adopts two renowned tests for randomness for two different purposes. The Diehard test is convenient for screening various design alternatives, since it works with a small set of data in a short time. On the other hand, NIST test gives comprehensive tests on a large set of data; it is thus suited for the final verification purpose.

#### 4.2.1 Diehard Test

The Diehard test [31] is a battery of statistical tests for mea-
suring the quality of random numbers. This study adopts 14 tests from the Diehard test v0.2 beta [32]. Though the Diehard v0.2 consists of 17 tests, three of them (GCD, Gorilla, and Overlapping permutation) were excluded since they require large amount of data.

Each test outputs a $p$-value. $P$-values should be distributed uniformly in the interval [0,1], if the $p$-values are derived from true random numbers. In this study, we adopt the number of $p$-values of $0.01 < p < 0.99$ as the measure of TRNG quality. Since the Diehard test outputs 229 values, approximately 225 values are expected to appear in the interval (0.01, 0.99), if the TRNG is good enough. In the Diehard test, some of the tests may quit without calculating $p$-values, whenever the test aborted by any reasons (e.g., too little entropy). It should be noted that such tests are automatically excluded from the evaluation result by our measure.

The above method is neither sufficient nor exhaustive; however, it is useful enough to reject inferior options in design process.

4.2.2 NIST Test

NIST test [3], [4] is a statistical test suite for random numbers, which is provided by National Institute of Standards and Technology. NIST test consists of 15 tests, and explicitly defines the recommendations and guidelines. In this study, NIST test version 1.8 is adopted with default parameters. NIST test uses $10^9$ bit of random data to examine the distribution of the $p$ values, which are generated by repeating a test of $10^6$ bit 1000 times. The input data are regarded to be truly random if and only if they passed all tests of NIST test suite.

5. Implementation

5.1 Design Overview

In an FPGA device, logic functions are implemented with look-up tables (LUTs). Two NAND gates of an RS latch (Fig. 1) are thus replaced by two LUTs in our FPGA implementation (Fig. 3), which is designated as LUT latch in the following discussion.

Although it is possible to implement an RS latch in an FPGA as a digital component, it is impossible to adjust the analog imbalance caused by individual difference or process variation. Therefore, little or no entropy might be generated by an individual LUT latch. To harvest sufficient entropy, it is necessary (1) to control the quality of LUT latches and (2) to collect entropy from many LUT latches.

It is practically important to generate a qualified random sequence from biased random numbers, which are often derived from physical random number generators. Thus, there have been many studies on post-processing functions for physical random number generators. In this study, we adopt an XOR corrector [33], which is one of the oldest and the most widely accepted methods. Figure 4 illustrates the block diagram of our TRNG, which generates a single output by XOR’ing the output of $N$ latches. This circuit is designated by LUT latch $N$ in the following discussion.

It should be noted that a Sunar-type TRNG is derived by replacing LUT latches with free-running ring oscillators. To compare our TRNG and a Sunar-type TRNG with the same technology, we implemented and evaluated a Sunar-type TRNG that was presented by Schellekens et al. [9] This design is designated as Ring Osc 110, since it includes 110 ROs consisting of 3 inverters.

5.2 Implementation Details of an LUT latch

Though the internal structure of an FPGA is specific to its family and manufacturer, the architectures of recent FPGAs are fundamentally analogous. Logic functions are realized by SRAM-based logic resources, which are connected by interconnect resources. An FPGA chip consists of a hierarchical array of logic resources, interconnect resources (wires and switches), and other specialized resources.

In case of the Xilinx Virtex-4 FPGA [30], a configurable logic block (CLB) consists of four slices (two SLICELs and two SLICEMs) as illustrated in Fig. 5. SLICELs are located at the odd columns, while SLICEMs resides at the even columns of a two-dimensional array of slices. Both SLICEL and SLICEM include two LUTs and two DFFs. A SLICEM additionally provides a RAM function called distributed RAM mode.

An LUT latch is implemented with two slices, as shown in Fig. 3. These two slices cannot be placed in the same CLB, since it is impossible to allocate the necessary interconnection. Therefore, an LUT latch is composed by two slices of the same kind from two different CLBs. The
other slices in these CLBs are not wasted; they are automatically allocated to other purposes by CAD software.

Each LUT latch is implemented as a hard macro; i.e., two slices of an LUT latch are placed with a predefined collocation and connections, which are manually designed to minimize the skew of internal signals. For the present, we construct an LUT latch with two SLICEFs that are adjacent in X-coordinate. That is, if Slice 1 of Fig. 3 is placed at X1Y0 of Fig. 5, Slice 2 is placed at X3Y0. Other possibilities are examined in Sect. 5.3.

The use of hard macro promotes the reproducibility of results as well as the quality of randomness. Meanwhile, the placement and routing of the whole TRNG is performed by automatic place-and-route software. In other words, our TRNG (LUT latch N) is a soft macro, which includes N instances of a hard macro (LUT latch).

The in-FFs and out-FF of Fig. 3 are implemented with embedded FF elements, whose clock is fed by the peripheral clock (100 MHz). Although two in-FFs look logically unnecessary, they are actually important to reduce the skew of Clk signal. Each in-FF is embedded in the same slice as the corresponding LUT to minimize the skew from the rising edge of the peripheral clock. The out-FF is required to decouple the capacitive load of output wire from the internal node (Q). Without the out-FF, the capacitive load of Q becomes much larger than that of \(\bar{Q}\), which severely degrades the randomness of the output. An out-FF for \(\bar{Q}\) physically exists in Slice2, though it is not used.

To examine the effect of in-FFs and out-FFs, the following four designs of LUT latch were implemented and evaluated.

**In-out-FF** is a design that includes both in-FFs and out-FFs, as illustrated in Fig. 3.

**In-FF** is a design that includes in-FFs only, without implementing out-FFs.

**Out-FF** is a design that includes out-FFs only, without implementing in-FFs.

**No-FF** is a design that includes neither in-FFs nor out-FFs.

Figure 6 summarizes the results of the Diehard test, where 32 latches were implemented with the above four designs of the LUT latch. Overall, In-out-FF is the best choice. As readily seen in Fig. 6, No-FF and Out-FF are much inferior to the other two, which suggests that in-FFs are important for entropy generation. At the same time, it is also obvious that out-FF is necessary for the best results.

In the following discussion, the design In-out-FF is adopted for our TRNG.

**5.3 Distance between two LUTs**

The distance between two slices might affect the quality and throughput of an LUT latch. There is a possibility that longer wires may collect larger noise and consequently generate larger entropy. Meanwhile, there are many drawbacks to a large distance between slices. Long wires should be avoided because they consume more interconnect resources. A long wire also incurs heavier capacitive load, which naturally leads to a larger time constant and a smaller throughput. The entropy of a latch may decrease, since the skew tends to increase according to the length of wire. Such pros and cons have to be examined quantitatively with experiments.

This section examines the effect of the distance between two SLICEFs of an LUT latch. Setting the origin to the first SLICEF (Slice 1 in Fig. 3), various layouts were examined with various locations for the second SLICEF (Slice 2). Each layout is designated by dXYj, where i and j are the relative coordinates of Slice 2 in X and Y axes. As stated in Sect. 5.2, i must be even, since two slices are the same type.

If the origin is set at X1Y0, the layout dX2Y0 designates the latch that consists of two SLICEFs at X1Y0 and X3Y0 (see Fig. 5 for these coordinates).

Table 1 lists the results of the Diehard test for various collocation of slices, where the number of latches was 64 and the sampling interval was 320 ns. The layout dX0Y1 was rejected by CAD, because it was impossible to connect two SLICEFs of the same CLB. As readily seen, the quality of randomness was not improved by keeping larger distance.

It may seem strange that the results of dX4Y0 and dX8Y0 are much worse than that of dX2Y0 and dX6Y0. The routing resources of Virtex-4 consist of three classes of segments: double (covering 2 logic blocks), hex (covering 6 blocks), and long (covering all blocks in a row or column) [34]. This naturally means that the number of routing segments does not increase monotonically as the distance between blocks increases. The discontinuous behavior in
Table 1  The quality of randomness for various collocation of LUTs in LUT latch 64.

<table>
<thead>
<tr>
<th>dX2Y0</th>
<th>dX4Y0</th>
<th>dX6Y0</th>
<th>dX8Y0</th>
<th>dX0Y2</th>
<th>dX0Y3</th>
<th>dX0Y4</th>
</tr>
</thead>
<tbody>
<tr>
<td>pass</td>
<td>226</td>
<td>0</td>
<td>224</td>
<td>0</td>
<td>215</td>
<td>224</td>
</tr>
</tbody>
</table>

Fig. 7  Histogram of the probability for a latch to output “1”, where 64 LUT latches were examined.

Table 2  The quality of randomness, which was derived from LUT latch 32 with three hard macros.

<table>
<thead>
<tr>
<th>Lxxx</th>
<th>LLxx</th>
<th>LLMM</th>
</tr>
</thead>
<tbody>
<tr>
<td>pass</td>
<td>209</td>
<td>1</td>
</tr>
</tbody>
</table>

5.5 Placement of LUT latches

The hard macro of LUT latch is implemented by two SLICELs of two adjacent CLBs. Since each CLB includes two SLICELs, two adjacent CLBs can accommodate two LUT latches. Moreover, it is also possible to compose an LUT latch with two SLICEMs. In consequence, maximally four LUT latches can be placed in two adjacent CLBs, using all SLICELs and SLICEMs.

The question is whether we should place two or more latches in a pair of CLBs. Implementing more latches in a pair of CLBs, the whole TRNG can be laid out more compactly. Meanwhile, packing many latches tightly, the difficulties in routing might result in the degradation of randomness. If two latches are laid closely in line, the output of these latches might show a correlation, which will degrade the quality of randomness immediately.

To assess such situation quantitatively, we designed the following three hard macros and committed an experiment.

Lxxx implements a single LUT latch with two SLICELs from two adjacent CLBs. It should be noted that it is still possible for two latches to reside in the same pair of CLBs. Since these macros are automatically placed by CAD software, two latches might be unexpectedly allocated to the same pair of CLBs.

LLxx implements two LUT latches with two adjacent pairs of SLICELs. Though two latches are laid adjacently, it does not always mean that they reside in the same pair of CLBs. In case of Fig. 5, the origins of two latches may be placed at either (X1Y0, X1Y1) or (X1Y1, X1Y2). In the former case, two latches reside in the same pair of CLBs; in the latter case, two latches reside in the adjacent (but different) pairs of CLBs.

LLMM implements four LUT latches with two adjacent pairs of SLICELs and the other two are composed of four SLICEMs. For example, four pairs of slices correspond to (X0Y0, X2Y0), (X0Y1, X2Y1), (X1Y0, X3Y0), and (X1Y1, X3Y1) in Fig. 5.

Figure 8 displays three layouts of LUT latch 32 with each of three macros (Lxxx, LLxx, and LLMM), where the placement of hard macros is displayed. As expected, latches are more tightly grouped with LLxx and LLMM macros.

These three implementations were evaluated with the Diehard test at the sampling interval of 320 ns. Table 2 summarizes the evaluation results, which clearly show that Lxxx
is superior to LLxx and LLMM. Therefore, Lxxx is adopted in the following discussion.

There are many other possibilities to lay out latches. For example, according to the above results, it might be worth placing latches sparsely. Although it is possible to control the placement manually, we did not conduct further experiments for the following reasons. Generally speaking, manual placement interferes in the global optimization of CAD software; it may deteriorate the overall quality of the system, and should be avoided whenever possible. Manual placement is inevitably dependent on a specific device, while this study aims at a portable design of TRNG. Since sufficient quality was derived with automatic placement of our hard macro, we could not find any good reasons for manual placement in this study.

5.6 Sampling Interval and the Number of Latches

As stated in Sect. 5.1, the quality of randomness is expected to depend on the number of latches. Figure 9 summarizes the results of the Diehard test, where the sampling interval was set to 320 ns. As expected, the quality improves with the number of latches, and reaches a point of diminishing returns with 64 latches (or more).

The sampling interval is another important factor in the quality of randomness. The resolution time of metastability has a probabilistic distribution, which depends on the gain and the time constant of each LUT latch. More entropy is thus generated with a longer sampling interval, while the throughput of TRNG decreases in inverse proportion to the sampling interval. The optimal sampling interval has to be determined experimentally, because it is dependent on such factors as design, implementation, and target device.

Figure 10 summarizes the results of the Diehard test for LUT latch 32, 64, and 128. As readily seen, 32 latches are not enough to pass the Diehard test, even with long sampling intervals. LUT latch 64 seems to pass the Diehard test with the sampling interval larger than 120 ns; meanwhile, LUT latch 128 passes when the sampling interval is larger than 80 ns. This difference simply suggests that more latches generate more entropy in the same period.

5.7 Initialization Time and Transition Time

The previous section confirmed that there is a minimal sampling interval to maintain the quality of randomness. Here, it should be reminded that the duty ratio was fixed to 50% in the above experiments (c.f. Sect. 4.1). Actually, the respective periods of $Clk = 0$ and $Clk = 1$ correspond to different physical processes: the initialization of internal nodes ($Clk = 0$) and the resolution of metastability ($Clk = 1$). Therefore, these two periods may be independently changed to minimize the overall cycle time of $Clk$.

Two experiments were conducted to elucidate the bot-
tleneck in the minimal sampling interval of Sect. 5.6. The number of latches is set to 64, and the TRNG was evaluated with the Diehard test.

The first experiment examines the effect of the initialization periods ($Clk = 0$). The circuit was evaluated for various initialization period ($Clk = 0$) with a fixed resolution period of 200 ns. As readily seen in Fig. 11, the initialization period had little effect upon the quality of randomness. No definite degradation was observed even for short periods.

In the second experiment, the effect of the resolution period ($Clk = 1$) was examined. The circuit was evaluated with a fixed initialization time of 200 ns. In Fig. 12, a definite degradation is observed at 70 ns, which is the physical limit of this TRNG.

The results of this section suggest that the throughput of the TRNG might be improved by changing the periods of $Clk = 0$ and $Clk = 1$ independently. However, such situation depends on the design and implementation of the TRNG. This kind of optimization should be adopted optionally as a part of device-dependent adjustment at the final stage of implementation.

In the following evaluation, we adopt 50% as the duty ratio of the $Clk$ signal for a baseline implementation of our TRNG.

6. Evaluation

This section summarizes the logic scale, the throughput (generation rate), and the quality of randomness of our TRNG.

Table 3 lists the logic scales of various designs. The column “TRNG” designates the logic scale of TRNG itself, while the column “System” designates the whole Linux system including TRNG. The target device is XC4VFX20, which contains 8544 slices. In summary, the TRNG of LUT latch 64 occupies no more than 1.7% of the device, while the whole system occupies about 82%. The logic scale of Ring Osc 110 is listed as a contrast (c.f. Sect. 5.1); LUT latch 64 is as small as 40% of Ring Osc 110.

Table 4 summarizes the results of NIST test for LUT latch 64 and Ring Osc 110, where the sampling interval was set to 320 ns. Version 1.8 of NIST test was used with default parameters to examine 1000 sets of $10^6$ bit. In Table 4, the column “Proportion” designates the ratio of passes in 1000 data sets. The tests with many items are indicated in the form of passes/items. The failed items are emphasized in bold style, while the aborted items are indicated by N/A (not available).

In short, LUT latch 64 successfully passes NIST test without post-processing, while Ring Osc 110 fails in many items. This does not immediately mean that a Sunar-type TRNG is inferior to our TRNG. Schellekens et al. [9] proposed a post-processing circuit as a prerequisite for Sunar-type TRNG, while the sole TRNG was evaluated in this study. It should be also noted that the parameters of Ring Osc 110 were not optimized for this evaluation platform. Better results might have been derived, if a Sunar-type TRNG was designed with optimal parameters: e.g., the number of inverters for each RO, the number of ROs, and the sampling interval.

Nevertheless, in our evaluation, our TRNG is superior to Ring Osc 110 in both the logic scale and the quality of randomness. If the post-processing circuit is added to Ring Osc 110, the difference in logic scale becomes even larger.

To determine the maximal generation rate, the random sequences were generated at various sampling intervals, and were verified with NIST test. Table 5 lists the maximal generation rates of LUT latch 64, 128 and 256. The results of preceding studies, which implemented TRNGs with FPGA devices, are also listed in Table 5. In terms of the published generation rate, our metastability-based TRNGs compare well with the other types of TRNGs. Here, it should be noted that the throughput of TRNG depends on various factors (e.g., evaluation platform). The throughput in Table 5 should be interpreted as a rough measure, since the target devices and other factors are not standardized.

It is also misleading to compare the generation rate separately, since it is very easy to double the generation rate by...
implementing two equivalent TRNGs in parallel.\textsuperscript{1} Since the generation rate and the logic scale are equally important for TRNG, the throughput per slice should be also examined. In case of our TRNGs, two instances of LUT latch 128 may generate random numbers at 16.7 Mbps, while a single LUT latch 256 achieves no more than 12.5 Mbps. According to Tables 3 and 5, LUT latch 128 was the most area-efficient in our three designs (LUT latch 64, 128, and 256).

7. Conclusion

This study presented the evaluation results of a metastability-based TRNG that was implemented with a common FPGA device. The proposed TRNG consists of digital circuits only, and passes NIST test without any post-processing. Our TRNG with 256 latches generates random numbers at 12.5 Mbps with 580 slices of a Xilinx Virtex4 FPGA (XC4VFX20) device.

The power consumption of our TRNG is expected to be modest for the following reasons; (1) the logic scale is relatively small, and (2) the clock signal can be arbitrarily stopped. Thus, our TRNG is particularly suited to the embedded applications that are obliged to suppress power consumption. Although many previous studies claimed that metastability-based TRNGs are unreliable, this study demonstrated that our TRNG can generate high-quality random sequences with various design choices including the number of latches, sampling interval, and clock duty ratio.

Although the fundamental functionality of our TRNG was verified in this study, more studies are required for practical applications of this TRNG.

First of all, our TRNG should be examined against different power supply voltages and operating temperatures. Since the time constant and the gain are generally dependent on the voltage and temperature, the generation rate of our TRNG may be affected by these factors to a certain extent. Meanwhile, the quality of randomness is expected to be insensitive to these factors, because the circuit of our TRNG is symmetric. If the operating temperature and the supply voltage are equally applied to each element of the circuit, the circuit should remain well-balanced to generate entropy.

The experiments with other technologies are also desired. Since our TRNG simply consists of LUTs and FFs, \textsuperscript{1}Practically, close attention should be paid to avoid the correlation between two TRNGs.

---

### Table 4
Detailed results of NIST test, where boldface indicates failure.

<table>
<thead>
<tr>
<th></th>
<th>LUT latch 64</th>
<th>Ring osc 110</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>P-value</td>
<td>Proportion</td>
</tr>
<tr>
<td>frequency</td>
<td>0.907419</td>
<td>0.9930</td>
</tr>
<tr>
<td>block-frequency</td>
<td>0.576961</td>
<td>0.9870</td>
</tr>
<tr>
<td>cumulative sums-up</td>
<td>0.532132</td>
<td>0.9930</td>
</tr>
<tr>
<td>cumulative sums-down</td>
<td>0.175691</td>
<td>0.9930</td>
</tr>
<tr>
<td>runs</td>
<td>0.779188</td>
<td>0.9900</td>
</tr>
<tr>
<td>longest-run</td>
<td>0.670396</td>
<td>0.9870</td>
</tr>
<tr>
<td>rank</td>
<td>0.701366</td>
<td>0.9890</td>
</tr>
<tr>
<td>ft</td>
<td>0.128874</td>
<td>0.9880</td>
</tr>
<tr>
<td>nonperiodic-templates</td>
<td>148/148</td>
<td>148/148</td>
</tr>
<tr>
<td>overlapping-templates</td>
<td>0.846338</td>
<td>0.9870</td>
</tr>
<tr>
<td>universal</td>
<td>0.632955</td>
<td>0.9900</td>
</tr>
<tr>
<td>random-excursions</td>
<td>8/8</td>
<td>8/8</td>
</tr>
<tr>
<td>random-excursions variant</td>
<td>18/18</td>
<td>18/18</td>
</tr>
<tr>
<td>serial1</td>
<td>0.680755</td>
<td>0.9890</td>
</tr>
<tr>
<td>serial2</td>
<td>0.972382</td>
<td>0.9950</td>
</tr>
<tr>
<td>linear-complexity</td>
<td>0.516113</td>
<td>0.9880</td>
</tr>
</tbody>
</table>

### Table 5
The throughputs (Mbps) of various TRNGs implemented with FPGA technology.

<table>
<thead>
<tr>
<th>Design category</th>
<th>Reference</th>
<th>Device</th>
<th>[Mbps]</th>
</tr>
</thead>
<tbody>
<tr>
<td>Oscillator sampling</td>
<td>Tsoi et al. [2]</td>
<td>Xilinx XCV300E</td>
<td>0.03</td>
</tr>
<tr>
<td></td>
<td>Fischer et al. [6]</td>
<td>Altera EP1S25</td>
<td>1.0</td>
</tr>
<tr>
<td></td>
<td>Kwok, Lam [7]</td>
<td>Xilinx XC2VP20</td>
<td>6.0</td>
</tr>
<tr>
<td></td>
<td>Kohlbrenner, Gaj [10]</td>
<td>Xilinx XC1V100</td>
<td>0.5</td>
</tr>
<tr>
<td></td>
<td>Schellekens et al. [9]</td>
<td>Xilinx XC2VP30</td>
<td>2.5</td>
</tr>
<tr>
<td></td>
<td>Wold, Tan [13]</td>
<td>Altera Cyclone II</td>
<td>100.0</td>
</tr>
<tr>
<td></td>
<td>Hada, Abe [15]</td>
<td>Xilinx XCSVLX50</td>
<td>50.0</td>
</tr>
<tr>
<td>D latch metastability</td>
<td>Danger et al. [24]</td>
<td>Altera EP1S25</td>
<td>20.0</td>
</tr>
<tr>
<td>Transition Effect Ring Oscillator</td>
<td>Varchola, Drutarovský [29]</td>
<td>Xilinx XC5S500E</td>
<td>0.25</td>
</tr>
<tr>
<td>RS latch metastability</td>
<td>(LUT latch 64)</td>
<td>Xilinx XC4VF20</td>
<td>8.55</td>
</tr>
<tr>
<td></td>
<td>(LUT latch 128)</td>
<td>Xilinx XC4VF20</td>
<td>8.53</td>
</tr>
<tr>
<td></td>
<td>(LUT latch 256)</td>
<td>Xilinx XC4VF20</td>
<td>12.5</td>
</tr>
</tbody>
</table>
the use of other technologies (e.g., Altera FPGA or semi-custom LSI) is possible and straightforward. Although it is important to optimize the design parameters for the adopted technology, it may be performed systematically as detailed in this study.

Further analyses and improvements of LUT latch are anticipated. The designs to generate more entropy should be explored. There are large individual differences in LUT latches as described in Sect. 5.4, and many latches generate no entropy (Fig. 7). This phenomenon should be examined under various conditions to improve the implementation of LUT latches. The latches that generate no entropy in one situation may generate some entropy in other situations.

The investigations of statistical properties are very important for the reproducibility and the reliability of our TRNG. The statistics of latches should be firstly examined. The quality, or the entropy generation rate, of a latch is supposed to be destined by the physical properties of its location. It is thus necessary to examine the qualities of latches on various locations. Secondly, the individual differences among FPGA chips should be examined.

The quantitative modeling of our design is also essential for generalization and theoretical assurance of security. All these important items are left for future studies.

Acknowledgments

This work was partially supported by a Grant-in-Aid for Scientific Research from the Japan Society for the Promotion of Science (JSPS).

References


Hisashi Hata  received his B.E. and M.E. degrees in 2007 and 2009 from the Department of Knowledge-based Information Engineering of Toyohashi University of Technology. Since April 2009, he is affiliated with Renesas Technology Corporation.

Shuichi Ichikawa  received his D.S. degree in Information Science from the University of Tokyo in 1991. He was affiliated with Mitsubishi Electric Corporation, Nagoya University, and Toyohashi University of Technology. Since April 2011, he is a professor of Numazu National College of Technology. His research interests include parallel processing, high-performance computing, and custom computing systems, and computer security. He is a member of IEEE, ACM, and IPSJ.