We investigate a new computational image sensor which compresses image signal in the process of image acquisition. We fabricated a prototype compression sensor in a 2μm CMOS technology and examine the prototype chip. We also design a new compression sensor, in which power consumption is improved and circuits for controlling rate and address is implemented.
