A method for elimination of higher harmonics is presented here. It has the
p pulses in a half-period of an inverter output voltage, and they are shifted appropriately in each period. When n is the highest order of the eliminated harmonics, the relation between
n and
p is
p=(
n+1)/2. In this paper, on-off phases of each pulse are determined by the initial values calculated beforehand, which are
j=1, 2, …,
p times π/(
n+2) in a quarter-period. In this inverter, the further order of harmonics eliminates than that of Patel and Hoft can be eliminated. For example, a list of the on-off phases for eliminating all of the higher harmonics under the 25th is seen. In addition, the remained higher harmonics further reduce when authors optionally choose (
n+2) three times odd number in the three-phase inverter, and the variable output voltage inverter using one unit of PWM covering a range from null to about 1.15 times the DC supply voltage can be obtained.
抄録全体を表示