IEEJ Transactions on Electronics, Information and Systems
Online ISSN : 1348-8155
Print ISSN : 0385-4221
ISSN-L : 0385-4221
<Electrical and Electronic Circuit, LSI>
Design Method of C-2C D/A Converter Using Integer Capacitance Ratio
Satoshi SekineTatsuji MatsuuraRyo KishidaAkira Hyogo
Author information
JOURNAL RESTRICTED ACCESS

2020 Volume 140 Issue 2 Pages 194-203

Details
Abstract

C-2C D/A converters (DAC) can be designed with fewer unit capacitors than binary weighted capacitive DAC (CDAC), which are advantages in power consumption, operating speed, and circuit area. However, in applications with medium or higher resolution, it needs larger circuit area because an accurate non-integer capacitance ratio is required in order to compensate the influence of the parasitic capacitance at the floating node. In this paper, by configuring C-2C DAC with only a simple integer capacitance ratio, the proposed circuit can be achieved with a smaller circuit area than split CDAC in 9-bit or higher. It also can compensate the variation of parasitic capacitance at floating node by applying the conventional digital correction technique.

Content from these authors
© 2020 by the Institute of Electrical Engineers of Japan
Previous article Next article
feedback
Top