Record of 2007 Joint Conference of Electrical and Electronics Engineers in Kyushu
Session ID : 11-2P-03
Conference information
Host:
Joint Conference of Electrical and Electronics Engineers in Kyushu
An Implementation Technique for Variable Grain Logic Cell to Reduce Delay and Configuration Memories