Transactions of the Japan Society for Computational Engineering and Science
Online ISSN : 1347-8826
ISSN-L : 1344-9443
Strategic Optimization of Placement Time in Chip Mounter System by GA Adopting Penalty Method
Takashi MIYAJIMAMasayuki NAKAMURAMitsuyuki KOBAYASHITakashi KOSUGI
Author information
JOURNAL FREE ACCESS

2002 Volume 2002 Pages 20020018

Details
Abstract
This paper presents an optimization method of production efficiency about the placement time in the chip mounter system under one constraint. This constraint is that an operator specifies a chip mounter which has minimum placement time. Placement time changes greatly by the performance of the chip mounter and the configuration of the system. The problem is how to distribute parts and parts feeders to each chip mounter. We propose a distributing method by GA adopting the penalty method. Several numerical experiments about some systems composed of more than one chip mounter with different performance were done. It was confirmed that our proposed method had validity more than conventional method through the results of numerical experiment. Furthermore, those characteristics and validity are explained about the GA adopting simple penalty method (SPM-GA) and the GA adopting improved penalty method (IPM-GA) that a penalty is changed one after another with the progress of the generation.
Content from these authors
© 2002 The Japan Society For Computational Engineering and Science
Previous article Next article
feedback
Top