J-STAGE Home  >  Publications - Top  > Bibliographic Information

Computer Software
Vol. 32 (2015) No. 1 p. 1_234-1_252

Language:

http://doi.org/10.11309/jssst.32.1_234

  • Abstracts

Sequence diagrams are often used in the modular design of softwares. However, it is difficult to verify UML diagrams automatically. In this work, we develop a verification tool of sequence diagrams named SDVerifier. It converts sequence diagrams to processes in CSP, so that existing model checking tool can verify them. One of the main contributions in this work is that counter examples found in the model checking can be translated back to sequence diagrams for supporting to correct their inconsistency. We implemented the tool and conducted experiments with real world case studies.

Copyright © 2015 Japan Society for Software Science and Technology

Article Tools

Share this Article