The Gunma-Kosen Review
Online ISSN : 2433-9776
Print ISSN : 0288-6936
ISSN-L : 0288-6936
Verification of Validness of Stochastic Testability of Combinational Logic Circuits
Toshiaki Ohmameuda
Author information
RESEARCH REPORT / TECHNICAL REPORT OPEN ACCESS

2022 Volume 40 Pages 45-50

Details
Abstract
Validness of the stochastic testability proposed by the author is verified. As a result of applying to the ISCAS89 s27 benchmark circuit, the number of test patterns for stuck-at faults is calculated accurately. This shows that the proposed method is valid as a testability.
Content from these authors
© 2022 Author
Previous article Next article
feedback
Top