10.7 Co-Designing SoC and SiP for Noise Immunity and High Reliability(10. Future and / or Un-Identified Problems,<Special Survey>Dependable VLSI System)