Pages 335-336
This paper describes about a digital synchronous regenerating system for a PAL/NTSC television receiver. This system consists of two PLL circuits. One generates line-locked clock, the other generates color sub-carrier. It has high stablity for consummer VCR and low S/N input.