IEICE Transactions on Communications
Online ISSN : 1745-1345
Print ISSN : 0916-8516
Regular Section
Parity-Check Matrix Extension to Lower the Error Floors of Irregular LDPC Codes
Jianjun MUXiaopeng JIAOJianguang LIURong SUN
Author information
JOURNAL RESTRICTED ACCESS

2011 Volume E94.B Issue 6 Pages 1725-1727

Details
Abstract
Trapping sets have been identified as one of the main factors causing error floors of low-density parity-check (LDPC) codes at high SNR values. By adding several new rows to the original parity-check matrix, a novel method is proposed to eliminate small trapping sets in the LDPC code's Tanner graph. Based on this parity-check matrix extension, we design new codes with low error floors from the original irregular LDPC codes. Simulation results show that the proposed method can lower the error floors of irregular LDPC codes significantly at high SNR values over AWGN channels.
Content from these authors
© 2011 The Institute of Electronics, Information and Communication Engineers
Previous article Next article
feedback
Top