Proceedings of JIEP Annual Meeting
The 22th JIEP Annual Meeting
Session ID : 18A-12
Conference information

Host: Japan Institute of Electronics Packaging

Building design rules and system verification by simulation
*Toru Watanabe
Author information
Keywords: design rule, simulation, high speed, extraction, PCB
CONFERENCE PROCEEDINGS FREE ACCESS

Details
Download PDF (307K)
Download citation RIS

(compatible with EndNote, Reference Manager, ProCite, RefWorks)

BIB TEX

(compatible with BibDesk, LaTeX)

Text
How to download citation
Contact us
Abstract
[in Japanese]
Content from these authors
© 2008 by The Japan Institute of Electronics Packaging
Previous article Next article
Favorites & Alerts

Recently viewed articles
Share this page
feedback
 Top