Proceedings of JIEP Annual Meeting
The 32nd JIEP Annual Meeting
Session ID : 8A3-5
Conference information

Host: Japan Institute of Electronics Packaging

The 32nd JIEP Annual Meeting
Co-design and analysis practice to optimize switching voltage regulator for power circuit
*[in Japanese], [in Japanese], [in Japanese]
Author information
CONFERENCE PROCEEDINGS FREE ACCESS

Details
Download PDF (1611K)
Download citation RIS

(compatible with EndNote, Reference Manager, ProCite, RefWorks)

BIB TEX

(compatible with BibDesk, LaTeX)

Text
How to download citation
Contact us
Article 1st page
Content from these authors
© 2018 The Japan Institute of Electronics Packaging
Previous article Next article
Favorites & Alerts

Recently viewed articles
Share this page
feedback
 Top