IEEJ Transactions on Electronics, Information and Systems
Online ISSN : 1348-8155
Print ISSN : 0385-4221
ISSN-L : 0385-4221
<Electrical and Electronic Circuit, LSI>
Multi bit PWMDAC with Multi Delay Inverter
Daichi KodamaEri IokaYasuyuki Matsuya
Author information
JOURNAL FREE ACCESS

2013 Volume 133 Issue 2 Pages 239-244

Details
Abstract
The conventional local PWM-DAC for the ΔΣ D/A converter generates the PWM wave by dividing the clock signal. In this method, the sampling speed is decreased greatly by increasing the resolution. In this paper, we propose a new PWM-DAC with the Multi-Delay inverter. This DAC does not require the dividing clock as the conventional PWM-DAC. As simulation results, we show that the 5-th order ΔΣ D/A converter with the propose DAC achieves the S/N of 130dB at the MOS transistor threshold voltage deviation of 100 mV.
Content from these authors
© 2013 by the Institute of Electrical Engineers of Japan
Previous article Next article
feedback
Top