電気学会論文誌D(産業応用部門誌)
Online ISSN : 1348-8163
Print ISSN : 0913-6339
ISSN-L : 0913-6339
論文
Asymmetrical DC Link Voltage Configuration for a Diode-Clamped Inverter
Alireza NamiFiruz ZareArindam Ghosh
著者情報
ジャーナル フリー

2010 年 130 巻 2 号 p. 195-206

詳細
抄録
There is a trade off between a number of output voltage levels and the reliability and efficiency of a multilevel converter. A new configuration of diode-clamped multilevel inverters with a different combination of DC link capacitors voltage has been proposed in this paper. Two different symmetrical and asymmetrical unequal arrangements for a four-level diode-clamped inverter have been compared, in order to find an optimum arrangement with lower switching losses and optimised output voltage quality. The simulation and hardware results for a four-level inverter show that the asymmetrical configuration can obtain more output voltage levels with the same number of components compared with a conventional four-level inverter and this will lead to the reduction of the harmonic content of the output voltage. A new family of multi-output DC-DC converters with a simple control strategy has been utilised as a front-end converter to supply the DC link capacitor voltages for the optimised configuration.
著者関連情報
© 2010 by the Institute of Electrical Engineers of Japan
前の記事 次の記事
feedback
Top