Information and Media Technologies
Online ISSN : 1881-0896
ISSN-L : 1881-0896
Hardware and Devices
A Synthesis Method of General Floating-Point Arithmetic Units by Aligned Partition
Liangwei GeSong ChenYuichi NakamuraTakeshi Yoshimura
著者情報
ジャーナル フリー

2008 年 3 巻 4 号 p. 680-690

詳細
抄録
Since many embedded applications involve intensive mathematic operations, floating-point arithmetic units (FPU) have paramount importance in embedded systems. However, previous implementations of FPU either require much manual work or only support special functions (e.g. reciprocal, square root, logarithm, etc.). In this paper, we present an automatic method to synthesize general FPU by aligned partition. Based on the novel partition algorithm and the concept of grouping floating-point numbers into zones, our method supports general functions of wide, irreducible domain. The synthesized FPU achieves smaller area, higher frequency, and greater accuracy. Experimental results show that our method achieves 1) on average 90% smaller and 50% faster indexer than the conventional automatic method; 2) on the hyperbolic functions, 20k times smaller error rate and 50% use of LUTs and flip-flops than the conventional manual design.
著者関連情報
© 2008 by Information Processing Society of Japan
前の記事 次の記事
feedback
Top