抄録
An active pixel sensor employed hierarchical structure is proposed and designed. It consists of local, nearest neighbor and global signal processing levels, which make it possible to design the function at each level independently. 1.2 μm CMOS process is used to design a test chip with 16 × 16 pixels.