11-3 An Architecture of High-Speed Deigital CMOS Image Sensors

Abstract

In this paper we propose a CMOS image sensor for high-speed digital imaging. The proposed image sensor integrates a high-speed pipeline A/D converter array and a 4×4 2-D DCT processor array for compression. As a new function for sub-sampling, the proposed scheme allows to sum up adjacent pixel signals.