ITE Technical Report
Online ISSN : 2424-1970
Print ISSN : 1342-6893
ISSN-L : 1342-6893
21.21
Conference information
A Compressed Digital Output CMOS Image Sensor with Analog 2-D DCT Processors and an ADC/Quantizer
Makoto YOSHIDAKeijiro UMEHARAMasaaki SASAKIYoshiaki NISHIMURAShoji KAWAHITOYoshiaki TADOKOROKenji MURATAShirou DOUSHOUAkira MATSUZAWA
Author information
CONFERENCE PROCEEDINGS FREE ACCESS

Pages 19-24

Details
Abstract
A compact, low-cost, low-power one-chip camera is one of key devices of the new multimedia products. This paper presents a compressed digital output CMOS image sensor for a one-chip digital camera. The implemented chip contains a 128×128 pixel sensor, 8-channel parallel read-out circuits, an analog 2-dimensional discrete cosine transform (2-D DCT) processor and an adaptive analog-to-digital converter/quantizer. The implemented analog 2-D DCT processor LSI is actually used for image encoding test using standard images. The maximum PSNR of the reconstructed image is 34 [dB].
Content from these authors
© 1997 The Institute of Image Information and Television Engineers
Previous article Next article
feedback
Top