JSAP Annual Meetings Extended Abstracts
Online ISSN : 2436-7613
The 79th JSAP Autumn Meeting 2018
Session ID : 21p-233-4
Conference information

Fabrication of 2-input NAND gate by Minimal TiN SOI-CMOS process
*Koichi MorikawaKozo TakeuchiYasushi IgarashiHiroyuki ShindoSomawan KhumpuangShiro Hara
Author information
CONFERENCE PROCEEDINGS FREE ACCESS

Details
Article 1st page
Content from these authors
© 2018 The Japan Society of Applied Physics
Previous article Next article
feedback
Top