Journal of Signal Processing
Online ISSN : 1880-1013
Print ISSN : 1342-6230
ISSN-L : 1342-6230
FPGA-Based Design for Motion Vector Estimation Exploiting High-Speed Imaging and Its Application to Motion Classification with Neural Networks
Masafumi MoriToshiyuki ItouMasayuki IkebeTetsuya AsaiTadahiro KurodaMasato Motomura
Author information
JOURNAL FREE ACCESS

2014 Volume 18 Issue 4 Pages 165-168

Details
Abstract
In this study, we propose an architecture for estimating motion vectors by searching for one neighbor pixel in high-speed images and a machine learning algorithm that uses the estimated motion vectors. In high-speed imaging, the motion of pixels between frames is considerably small. Our architecture estimates motion vectors by assuming that the pixels move less than one pixel between frames. We verified that our method could classify images into two classes, i.e., dangerous (something is approaching) or safe (others), by employing a simple perceptron after extracting the features of the estimated motion vectors using a method based on Poggio's HMAX (Hierarchical Model and X) model. We used the target images captured by an in-vehicle camera for learning and verified that another set of images could be classified using our method. We confirmed that the proposed architecture can estimate motion vectors using a small number of operations and perform classification based on machine learning.
Content from these authors
© 2014 Research Institute of Signal Processing, Japan
Previous article Next article
feedback
Top