MATERIALS TRANSACTIONS
Online ISSN : 1347-5320
Print ISSN : 1345-9678
ISSN-L : 1345-9678

この記事には本公開記事があります。本公開記事を参照してください。
引用する場合も本公開記事を引用してください。

Formation of Silicon Nanowires by CVD Using Gold Catalysts at Low Temperatures
Hiroshi SuzukiHiroshi ArakiMasahiro TosaTetsuji Noda
著者情報
ジャーナル 認証あり 早期公開

論文ID: MRA2007059

この記事には本公開記事があります。
詳細
抄録
Silicon nanowires (SiNWs) on a {100} silicon wafer coated with a gold film were formed by thermal cracking of disilane at 473–573 K. The SiNWs were single-crystalline with 10–100 nm in diameter and a ⟨111⟩ crystal orientation. The optimum conditions for obtaining long SiNWs that are several hundred μm long include a disilane flow rate of 0.017 cm3/s, an argon gas flow rate of 0.33 cm3/s, and a total pressure of 0.67 kPa. The low-temperature formation of SiNWs was explained by lowering the melting point of Au–Si eutectic particles. Self-wiring of SiNWs between gold square dots placed 15 μm from each other was successfully conducted.
著者関連情報
© 2007 The Japan Institute of Metals and Materials
feedback
Top