Stochastic memory device based on a bistable system model with a simple analog circuit

抄録

In recent years, artificial intelligence (AI) has attracted attention for edge AI, which operates in an offline environment without using clouds and focuses on the speed of responsiveness. Devices for this purpose must be power efficient and compact, and various methods have been studied to implement AI in hardware. In this context, an approximate computation method called stochastic computing (SC) can implement multiplication and addition, which are frequently used in AI computations with low resources, and are suitable for parallel processing. However, SC-based AI hardware implementations have problems with the use of conventional memory. To solve this problem, we propose a stochastic memory (SM) model based on a bistable system and simple analog circuit. We evaluate the SM characteristics using SPICE simulations and experiments using actual ICs. This is expected to enable the implementation of a combination of SM and AI hardware using SC from previous studies that are more suitable for edge AI requirements.