Nonlinear Theory and Its Applications, IEICE
Online ISSN : 2185-4106
ISSN-L : 2185-4106
Regular Section
A CMOS circuit for PWM-mode nonlinear transformation robust to device mismatches to implement coupled map lattice models
Seiji UenoharaDaisuke AtutiKenji MatsuzakaHakaru TamukohTakashi MorieKazuyuki Aihara
Author information

2015 Volume 6 Issue 4 Pages 570-581


In order to develop large-scale nonlinear dynamical systems using CMOS integrated circuits, we propose a core circuit for coupled map lattice (CML) models. The characteristics of the core circuits in the lattice on a chip are not generally equal, which is caused by CMOS device mismatches, including parasitic capacitance and wiring resistance. The proposed circuit solves this problem; it compensates for a DC offset voltage variation by holding it at a capacitor, and also for current variation by adjusting the bias voltage of a current source automatically so as to bring the current close to a target value. The proposed core circuit has been designed and fabricated using TSMC 0.25 µm CMOS technology. The measurement results using the fabricated circuit have shown that the bit precision is more than 8 bits, even if there is a DC offset voltage of 100 mV or a bias-voltage change of 100 mV in a switched current source.

Information related to the author
© 2015 The Institute of Electronics, Information and Communication Engineers
Previous article