Transactions of the Society of Instrument and Control Engineers
Online ISSN : 1883-8189
Print ISSN : 0453-4654
ISSN-L : 0453-4654
Proposal of a Hardware Task Engine and Design, Prototype Fabrication and Evaluation of a Sensor Signal Processing SoC Using It
Yoshitaka KASHIWAGINoriyoshi YAMAUCHIToshikazu SAKATA
Author information
JOURNAL FREE ACCESS

2008 Volume 44 Issue 2 Pages 107-114

Details
Abstract
In this paper, a hardware called a Hardware Task Engine is proposed to achieve an embedded controller ar-chitecture for signal processing. An interrupt task which is highest priority and executes a signal processing is executed by the Hardware Task Engine. The Hardware Task Engine works highly realtime, because of it has high-speed and flexible processing ability, and it reduces a start up delay from interrupt. A Prototype of a Sensor Signal Processing SoC using a Hardware Task Engine is made by FPGA, and is evaluated by actual magnetic encoder with magnetic sensors. A start up delay from interrupt of a hardware task is 41.60ns, and it is faster than software by 3.0 times at a half clock frequency, and temperature rise is reduced to 13.4%. As a result, we can corroborate availability of a Hardware Task Engine.
Content from these authors
© The Society of Instrument and Control Engineers (SICE)
Next article
feedback
Top