Co-simulation of Networked Embedded System: Verification Approach

抄録

the paper gives an extension to an existing approach of Hardware software co-design of embedded system by including the missed out network element commonly seen in todays embedded systems.The approach tries to provide a verification platform for networked embedded system. Virtual system modeling of networks & their interaction with hardware software is the key issue in the heterogeneous co-simulation of networked embedded system.